

Proceedings



15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines

FCCM 2007

23-25 April 2007 • Napa, California

Sponsored by

IEEE Computer Society
IEEE Computer Society Technical Committee on Computer Architecture

FCCM student registration fees have been subsidized for 2007
by generous donations from Xilinx, Inc. and Altera Corporation,
with the assistance of Synplicity, Inc.



Los Alamitos, California
Washington • Tokyo



Proceedings



FCCM 2007

Table of Contents

Conference Organizers	x
------------------------------------	---

Session 1: Applications

Sampling from the Multivariate Gaussian Distribution	
Using Reconfigurable Hardware	3
<i>David B. Thomas and Wayne Luk</i>	
A Fast FPGA-Based 2-Opt Solver for Small-Scale Euclidean Traveling Salesman Problem	13
<i>Ioannis Mavroidis, Ioannis Papaefstathiou, and Dionisios Pnevmatikatos</i>	
On the Acceleration of Shortest Path Calculations in Transportation Networks	23
<i>Zachary K. Baker and Maya Gokhale</i>	

Session 2: Software Tools

Enhancing Relocatability of Partial Bitstreams for Run-Time Reconfiguration	35
<i>Tobias Becker, Wayne Luk, and Peter Y. K. Cheung</i>	
A Library and Platform for FPGA Bitstream Manipulation	45
<i>Adam Megacz</i>	

Session 3: System

A Structural Object Programming Model, Architecture, Chip and Tools for Reconfigurable Computing	55
<i>Michael Butts, Anthony Mark Jones, and Paul Wasson</i>	
Configurable Transactional Memory	65
<i>Christoforos Kachris and Chidamber Kulkarni</i>	
A Reconfigurable Hardware Interface for a Modern Computing System	73
<i>Philip Garcia and Katherine Compton</i>	

Session 4: Bioinformatics

FPGA Acceleration of Gene Rearrangement Analysis	85
<i>Jason D. Bakos</i>	
FPGA-Accelerated Seed Generation in Mercury BLASTP	95
<i>Arpith Jacob, Joseph Lancaster, Jeremy Buhler, and Roger D. Chamberlain</i>	

Session 5: Scientific Computing

Systolic Architecture for Computational Fluid Dynamics on FPGAs	107
<i>Kentaro Sano, Takanori Iizuka, and Satoru Yamamoto</i>	
FPGA-Based Multigrid Computation for Molecular Dynamics Simulations	117
<i>Yongfeng Gu and Martin C. Herbordt</i>	
Reconfigurable Computing Cluster (RCC) Project: Investigating the Feasibility of FPGA-Based Petascale Computing	127
<i>Ron Sass, William V. Kritikos, Andrew G. Schmidt, Srinivas Beeravolu, Parag Beeraka, Kushal Datta, David Andrews, Richard S. Miller, and Daniel Stanzione Jr.</i>	

Session 6: Applications

Efficient Mapping of Dimensionality Reduction Designs onto Heterogeneous FPGAs	141
<i>Christos-S. Bouganis, Iosifina Pournara, and Peter Y. K. Cheung</i>	
K-means Clustering for Multispectral Images Using Floating-Point Divide	151
<i>Xiaojun Wang and Miriam Leeser</i>	

Session 7: Floating Point Arithmetic

Optimizing Logarithmic Arithmetic on FPGAs	163
<i>Haohuan Fu, Oskar Mencer, and Wayne Luk</i>	

Generating FPGA-Accelerated DFT Libraries	173
<i>Paolo D'Alberto, Peter A. Milder, Aliaksei Sandryhaila, Franz Franchetti, James C. Hoe, José M. F. Moura, Markus Püschel, and Jeremy R. Johnson</i>	

An FPGA Implementation of Pipelined Multiplicative Division with IEEE Rounding.....	185
<i>Ronen Goldberg, Guy Even, and Peter-M. Seidel</i>	

Session 8: Applications

Integer Factorization Based on Elliptic Curve Method: Towards Better Exploitation of Reconfigurable Hardware.....	197
<i>Giacomo de Meulenaer, François Gosset, Guerric Meurice de Dormale, and Jean-Jacques Quisquater</i>	

Matched Filter Computation on FPGA, Cell and GPU	207
<i>Zachary K. Baker, Maya B. Gokhale, and Justin L. Tripp</i>	

Session 9: Software Tools II

A Data-Driven Approach for Pipelining Sequences of Data-Dependent Loops.....	219
<i>Rui Rodrigues, João M. P. Cardoso, and Pedro C. Diniz</i>	

Writing Portable Applications that Dynamically Bind at Run Time to Reconfigurable Hardware.....	229
<i>Nicholas Moore, Albert Conti, Miriam Leeser, and Laurie Smith King</i>	

Mittrion-C Application Development on SGI Altix 350/RC100.....	239
<i>Volodymyr V. Kindratenko, Robert J. Brunner, and Adam D. Myers</i>	

Session 10: Optimization

Automatic On-Chip Memory Minimization for Data Reuse	251
<i>Qiang Liu, George A. Constantinides, Konstantinos Masselos, and Peter Y. K. Cheung</i>	

Scientific Application Acceleration with Reconfigurable Functional Units.....	261
<i>Kyle Rupnow, Keith Underwood, and Katherine Compton</i>	

Posters

Design and Implementation of a Highly Parameterised FPGA-Based Skeleton for Pairwise Biological Sequence Alignment.....	275
<i>Khaled Benkrid, Ying Liu, and Abdsamad Benkrid</i>	

The Case for Dynamic Execution on Dynamic Hardware.....	279
<i>Charles Ross and Wim Böhm</i>	

On Solving RC5 Challenges with FPGAs	281
<i>Guerric Meurice de Dormale, John Bass, and Jean-Jacques Quisquater</i>	
Operating System Integration and Performance of a Multi Stream Cipher Architecture for Reconfigurable System-on-Chip	283
<i>C. M. Wee, P. R. Sutton, and N. W. Bergmann</i>	
A Novel Technique to Create Energy-Efficient Contexts for Reconfigurable Logic	285
<i>Hiroshi Shinohara, Hideaki Monji, Masahiro Iida, and Toshinori Sueyoshi</i>	
New Protection Mechanisms for Intellectual Property in Reconfigurable Logic	287
<i>Tim Güneysu, Bodo Möller, and Christof Paar</i>	
Establishing Chain of Trust in Reconfigurable Hardware	289
<i>Thomas Eisenbarth, Tim Güneysu, Christof Paar, Ahmad-Reza Sadeghi, Marko Wolf, and Russell Tessier</i>	
Hand-Based Interface for Augmented Reality	291
<i>F. Javier Toledo-Moreo, J. Javier Martínez-Álvarez, and J. Manuel Ferrández-Vicente</i>	
Discrete-Time Cellular Neural Networks in FPGA	293
<i>F. Javier Martínez-Álvarez, F. Javier Toledo-Moreo, and J. Manuel Ferrández-Vicente</i>	
Run-Time Mapping and Communication Strategies for Homogeneous NoC-Based MPSoCs	295
<i>G. Sassatelli, N. Saint-Jean, P. Benoit, L. Torres, M. Robert, Cristiane Woszezenki, Ismael Augusto Grehs, and Fernando Moraes</i>	
Code Compressor and Decompressor for Ultra Large Instruction Width Coarse-Grain Reconfigurable Systems	297
<i>Nazish Aslam, Mark Milward, Ioannis Nouisias, Tughrul Arslan, and Ahmet Erdogan</i>	
Software/Hardware Co-scheduling for Reconfigurable Computing Systems	299
<i>Proshanta Saha and Tarek El-Ghazawi</i>	
Mapping Real Time Operating System on Reconfigurable Instruction Cell Based Architectures	301
<i>Han Wei, Mark Muir, Ioannis Nouisias, Tughrul Arslan, and Ahmet T. Erdogan</i>	
Abstracting Modern FCCMs to Provide a Single Interface to Architectural Resources	305
<i>Graham Schelle and Drik Gunwald</i>	
A Novel Technique to Create Energy-Efficient Contexts for Reconfigurable Logic	309
<i>Hiroshi Shinohara, Hideaki Monji, Masahiro Iida, and Toshinori Sueyoshi</i>	
Heterogeneous Floorplanner for FPGA	311
<i>Love Singhal and Elaheh Bozorgzadeh</i>	
Automatic Self-Reconfiguration of System-on-Chip Peripherals	313
<i>Neil W. Bergmann, Yi Lu, and John A. Williams</i>	
A Hybrid Memory Sub-system for Video Coding Applications	317
<i>Su-Shin Ang, George Constantinides, Wayne Luk, and Peter Cheung</i>	

Rapid Prototyping of Large-Scale Analog Circuits with Field Programmable Analog Array	319
<i>Faik Baskaya, Brian Gestner, Chris Twigg, Sung Kyu Lim, David W. Anderson, and Paul Hasler</i>	
PixelStreams-Based Implementation of Videodetector	321
<i>Marek Gorgoń, Piotr Pawlik, Mirosław Jabłoński, and Jaromir Przybyło</i>	
Design Space Exploration for the BLAST Algorithm Implementation	323
<i>Euripides Sotiriades and Apostolos Dollas</i>	
An Integrated Video Compression, Encryption and Information Hiding Architecture Based on the SCAN Algorithm and the Stretch Technology	327
<i>G. Chrysos, A. Dollas, N. Bourbakis, and S. Mertoguno</i>	
A Configurable Processor Synthesis System	331
<i>Wanda Gay and Clay Gloster, Jr.</i>	
Low-Cost Stereo Vision on an FPGA	333
<i>Chris Murphy, Daniel Lindquist, Ann Marie Rynning, Thomas Cecil, Sarah Leavitt, and Mark L. Chang</i>	
Methodology and Experimental Setup for the Determination of System-Level Dynamic Reconfiguration Overhead	335
<i>Kyprianos Papadimitriou, Antonis Anyfantis, and Apostolos Dollas</i>	
Quantifying Effective Memory Bandwidth of Platform FPGAs	337
<i>Andrew G. Schmidt and Ron Sass</i>	
A Flexible Filter Processor for Fading Channel Simulation	339
<i>Amirhossein Alimohammad, Saeed Fouladi Fard, Bruce F. Cockburn, and Christian Schlegel</i>	
RBoot: Software Infrastructure for a Remote FPGA Laboratory	343
<i>Kushal Datta and Ron Sass</i>	
Jumble: A Hardware-in-the-Loop Simulation System for JHDL	345
<i>David Castella-Rufas and Jordi Carrabina</i>	
Sparse Matrix-Vector Multiplication Design on FPGAs	349
<i>Junqing Sun, Gregory Peterson, and Olaf Storaasli</i>	
Changing Output Quality for Thermal Management	353
<i>Phillip H. Jones, James Moscola, Young H. Cho, and John W. Lockwood</i>	
Hardware/Software Co-design of a Key Point Detector on FPGA	355
<i>H. Djakou Chati, F. Mühlbauer, T. Braun, C. Bobda, and K. Berns</i>	
Author Index	357