

Proceedings

IOLTS 2007

13th IEEE International On-Line Testing Symposium

*Heraklion, Crete, Greece
8–11 July 2007*

Sponsored by

IEEE Computer Society Test Technology Technical Council

Organized by



University of Athens



University of Piraeus



TIMA Laboratory



Los Alamitos, California
Washington • Tokyo



Table of Contents

13th IEEE International On-Line Testing Symposium

Message from the General Co-Chairs and the Program Co-Chairs	xi
Organizing Committee	xii
Program Committee.....	xiii
IEEE Computer Society TTTC: Test Technology Technical Council	xiv

Test Technology Educational Program (TTEP) 2007 Full-Day Tutorial

Soft Errors: Technology Trends, System Effects, and Production Techniques	4
<i>Presenters: Subhasish Mitra (Stanford University), Pia Sanda (IBM), and Norbert Seifert (Intel)</i>	

Keynote Talk

Soft-Errors Phenomenon Impacts on Design for Reliability Technologies.....	7
<i>Mark Derby, President and CEO (iRoC Technologies)</i>	

Invited Talk

Accelerating Yield Ramp through Real-Time Testing	11
<i>Sanjiv Taneja, Vice President and General Manager of Test Technology (Cadence)</i>	

Session 1: Reliability Issues in Nanometer Technologies

Fuse: A Technique to Anticipate Failures due to Degradation in ALUs	15
<i>J. Abella, X. Vera, O. Unsal, O. Ergin, and A. González</i>	
Design for Resilience to Soft Errors and Variations.....	23
<i>M. Zhang, T.M. Mak, J. Tschanz, K.S. Kim, N. Seifert, and D. Lu</i>	
Defect-Aware Configurable Computing in Nanoscale Crossbar for Improved Yield	29
<i>S. Paul, R.S. Chakraborty, and S. Bhunia</i>	

Session 2: Network-on-Chip Reliability and Fault Tolerance

Essential Fault-Tolerance Metrics for NoC Infrastructures	37
<i>C. Grecu, L. Anghel, P.P. Pande, A. Ivanov, and R. Saleh</i>	
Configurable Error Control Scheme for NoC Signal Integrity	43
<i>D. Rossi, P. Angelini, and C. Metra</i>	
An Analytical Model for Reliability Evaluation of NoC Architectures.....	49
<i>A. Dalirsani, M. Hosseinabady, and Z. Navabi</i>	

Session 3: Secure Systems

An On-Line Fault Detection Scheme for SBoxes in Secure Circuits	57
<i>G. Di Natale, M.-L. Flottes, and B. Rouzeyre</i>	
Latchup Effect in CMOS IC: A Solution for Crypto-Processors Protection against Fault Injection Attacks?.....	63
<i>N. Buard, F. Miller, C. Ruby, and R. Gaillard</i>	
An Elliptic Curve Cryptosystem Design Based on FPGA Pipeline Folding	71
<i>O. Al-Khaleel, C. Papachristou, F. Wolff, and K. Pekmestzi</i>	

Session 4: Large Scale Dependability

Online Monitoring of FPGA-based Co-Processing Engines Embedded in Dependable Workstations.....	79
<i>N. Bartzoudis and K. McDonald-Maier</i>	
Methodology and Tools Developed for Validation of COTS-based Fault-Tolerant Spacecraft Supercomputers	85
<i>M. Pignol</i>	
Time-Sensitive Control-Flow Checking for Multitask Operating System-Based SoCs	93
<i>F. Vargas, L. Piccoli, J. Benfica, A.A. de Alecrim Jr., and M. Moraes</i>	

Session 5: Dependability of Processors, SoCs and Asynchronous Circuits

A Rapid Fault Injection Approach for Measuring SEU Sensitivity in Complex Processors	101
<i>M. Portela-Garcia, C. López-Ongil, M. Garcia-Valderas, and L. Entrena</i>	
A Hybrid Approach to Fault Detection and Correction in SoCs	107
<i>P. Bernardi, L. Bolzani, and M. Sonza Reorda</i>	
Formal Analysis of Quasi Delay Insensitive Circuits Behavior in the Presence of SEUs.....	113
<i>Y. Monnet, M. Renaudin, and R. Leveugle</i>	

Special Session 1: Aging and Wearout Issues and Mitigation Approaches

Organizers: Pia Sanda (IBM) and T.M. Mak (Intel)

Reliability Issues in Deep Deep Sub-Micron Technologies: Time-Dependent Variability and its Impact on Embedded System Design.....	121
<i>Antonis Papanikolaou, Hua Wang, Miguel Miranda, and Francky Catthoor (IMEC)</i>	
Infant Mortality—The Lesser Known Reliability Issue	122
<i>T.M. Mak (Intel)</i>	
Circuit Failure Prediction Enables Robust System Design Resilient to Aging and Wearout.....	123
<i>Subhasish Mitra (Stanford University)</i>	

Keynote Talk

Blurring the Layers of Abstractions: Time to Take a Step Back?	127
<i>Krisztián Flautner, Director of Research and Development (ARM Ltd)</i>	

Session 6: Radiation Effects

Spread in Alpha-Particle-Induced Soft-Error Rate of 90-nm Embedded SRAMs.....	131
<i>T. Heijmen</i>	
Multiple Event Transient Induced by Nuclear Reactions in CMOS Logic Cells	137
<i>C. Rusu, A. Bougerol, L. Anghel, C. Weulerse, N. Buard, S. Benhamadi, N. Renaud, G. Hubert, F. Wrobel, T. Carriere, and R. Gaillard</i>	
Single Event Effects in 1Gbit 90nm NAND Flash Memories under Operating Conditions.....	146
<i>M. Bagatin, G. Cellere, S. Gerardin, A. Paccagnella, A. Visconti, S. Beltrami, and M. Maccarrone</i>	
On Derating Soft Error Probability Based on Strength Filtering.....	152
<i>A. Sanyal and S. Kundu</i>	

Session 7: Signal Integrity and Error Compensation

Applicability of Energy Efficient Coding Methodology to Address Signal Integrity in 3D NoC Fabrics.....	161
<i>P.P. Pande, A. Ganguly, B. Feero, and C. Grecu</i>	
On-line Dynamic Delay Insertion to Improve Signal Integrity in Synchronous Circuits.....	167
<i>J. Semião, J. Freijedo, J.J. Rodríguez-Andina, F. Vargas, M.B. Santos, I.C. Teixeira, and J.P. Teixeira</i>	
Probabilistic Concurrent Error Compensation in Nonlinear Digital Filters Using Linearized Checksums	173
<i>M.M. Nisar, M. Ashouei, and A. Chatterjee</i>	

Special Session 2: Panel: SER Trends in 45nm and Beyond

Organizers: Lorena Anghel (TIMA) and Dimitris Gizopoulos (University of Piraeus)

Speakers: Tino Heijmen (NXP), Franz Ruckerbauer (Infineon), Norbert Seifert (Intel),
Marc Derby (iRoC), Yervant Zorian (VirageLogic), and Pia Sanda (IBM)

Session 8: Posters

Heavy Ion Test Results in a CMOS Triple Voting Register for a High-Energy Physics Experiment	183
<i>X. Cano, S. Bota, R. Graciani, D. Gascón, A. Herms, A. Comerma, J. Segura, and L. Garrido</i>	
Robustness of Circuits under Delay-Induced Faults: Test of AES with the PAFI Tool	185
<i>O. Faurax, A. Tria, L. Freund, and F. Bancel</i>	
A Systematic Approach for Failure Modes and Effects Analysis of System-On-Chips	187
<i>R. Mariani and G. Boschi</i>	
Highly Reliable Power Aware Memory Design	189
<i>C.A. Argyrides and D.K. Pradhan</i>	
Accelerating Soft Error Rate Testing through Pattern Selection	191
<i>A. Sanyal, K. Ganeshpure, and S. Kundu</i>	
Self Checking Circuit Optimization by Means of Fault Injection Analysis: A Case Study on Reed Solomon Decoders.....	194
<i>S. Pontarelli, L. Sterpone, G.C. Cardarilli, M. Re, M. Sonza Reorda, A. Salsano, and M. Violante</i>	
Embedding Test Patterns into Low-Power BIST Sequences.....	197
<i>I. Voyiatzis</i>	
Fault-Secure Interface Between Fault-Tolerant RAM and Transmission Channel Using Systematic Cyclic Codes.....	199
<i>F. Monteiro, S.J. Piestrak, H. Jaber, and A. Dandache</i>	
Identification of Critical Errors in Imaging Applications.....	201
<i>I. Polian, D. Nowroth, and B. Becker</i>	
Soft Error Rates in 65 nm SRAMs — Analysis of New Phenomena	203
<i>F.X. Ruckerbauer and G. Georgakos</i>	
Analysis of System-Failure Rate Caused by Soft-Errors using a UML-Based Systematic Methodology in an SoC.....	205
<i>M. Hosseinabady, M.H. Neishaburi, Z. Navabi, A. Benso, S. Di Carlo, P. Prinetto, and G. Di Natale</i>	
Efficient Testable Bit Parallel Multipliers over $GF(2^m)$ with Constant Test Set	207
<i>J. Mathew, H. Rahaman, and D.K. Pradhan</i>	

Session 9: Fault Tolerance

Automated Derivation of Application-Aware Error Detectors Using Static Analysis	211
<i>K. Pattabiraman, Z. Kalbarczyk, and R.K. Iyer</i>	
On-Line Self-Healing of Circuits Implemented on Reconfigurable FPGAs	217
<i>M.G. Gericota, L.F. Lemos, G.R. Alves, and J.M. Ferreira</i>	
A C-element Latch Scheme with Increased Transient Fault Tolerance for Asynchronous Circuits.....	223
<i>K.T. Gardiner, A. Yakovlev, and A. Bystrov</i>	

Session 10: On-Line Testing for Analog, Mixed-Signal, RF and Delay Defect Tolerance

Novel Process and Temperature-Stable BICS for Embedded Analog and Mixed-Signal Test.....	231
<i>J. Liobe and M. Margala</i>	
Envelop Detection Based Transition Time Supervision for Online Testing of RF MEMS Switches.....	237
<i>E. Simeu, S. Mir, R. Kherreddine, and H.N. Nguyen</i>	
Tolerance to Small Delay Defects by Adaptive Clock Stretching.....	244
<i>S. Ghosh, P. NDai, S. Bhunia, and K. Roy</i>	

Special Session 3: Fault-Tolerant and Self-Adapting Design to Mitigate Power, Yield and Reliability Issues in Upcoming Process Nodes

Organizer Rob Aitken (ARM)

Statistical Device Variability and its Impact on Yield and Performance.....	253
<i>Asen Asenov (University of Glasgow)</i>	
Innovative Design Platforms for Reliable SoCs in Advanced Nanometer Technologies.....	254
<i>Davide Pandini (ST Microelectronics)</i>	
GRAAL: A Fault Tolerant Architecture for Enabling Nanometric Technologies.....	255
<i>Michael Nicolaidis, TIMA</i>	

Special Session 4: Reconfiguration and Fault Tolerance in Future Massively Parallel Multi-Core Chips

Organizer: Nacer-Eddine Zergainoh (TIMA)

Resilience, Production Yield and Self-Configuration in the Future Massively Defective Nanochips	259
<i>Jacques Henri Collet and Piotr Zajac (LAAS)</i>	
Surviving to Errors in Multi-Core Environments.....	260
<i>Xavier Vera and Jaume Abella, (Intel Barcelona Research Center)</i>	
Architectural Trade-offs for Fault Tolerant Multi-Core Systems.....	261
<i>Kris Flautner (ARM)</i>	

Session 11: Processor-Based Testing

An Automated Methodology for Cogeneration of Test Blocks for Peripheral Cores.....265
L. Bolzani, E. Sanchez, M. Schillaci, M. Sonza Reorda, and G. Squillero

A Functional Self-Test Approach for Peripheral Cores in Processor-Based SoCs.....271
A. Apostolakis, M. Psarakis, D. Gizopoulos, and A. Paschalis

A Configurable Modular Test Processor and Scan Controller Architecture.....277
R. Frost, D. Rudolph, C. Galke, R. Kothe, and H.T. Vierhaus

Session 12: Self-Checking and Self-Testing

Design of Embedded *m*-out-of-*n* Code Checkers Using Complete Parallel Counters.....285
S. Tarnick

LFSR Reseeding with Irreducible Polynomials.....293
S. Udar and D. Kagaris

Author Index299