

Proceedings

**15TH ANNUAL IEEE SYMPOSIUM ON
HIGH-PERFORMANCE INTERCONNECTS**



22-24 August 2007
Stanford, CA

Sponsored by
IEEE Computer Society
Technical Committee on Microprocessors and Microcomputers



Los Alamitos, California
Washington • Tokyo



Table of Contents

15th Annual IEEE Symposium on High-Performance Interconnects

General Chairs' Message	viii
Program Chairs' Message	ix
Steering Committee	x
Organizing Committee	xi
Technical Program Committee	xi

Keynotes

Keynote Speaker I	
CMOS Photonics - Bringing Moore's Law to Optical Interconnect.....	3
<i>Alex Dickinson, Co-Founder, President & CEO, Luxtera</i>	
Keynote Speaker II	
On-Die Interconnect and Other Challenges for Chip-Level Multi-Processing	4
<i>Trygve Fossum, Intel Fellow, Digital Enterprise Group Director, Microarchitecture Development, INTEL Corporation</i>	

Tutorials

Tutorial I	
Hands-on with the NetFPGA to build a Gigabit-rate Router.....	7
<i>Nick McKeown, John W. Lockwood, Jad Naous, Glen Gibb, and Adam Covington, Stanford University</i>	
Tutorial II	
Introduction to Programming High Performance Applications on the CELL Broadband Engine.....	11
<i>Dr. Jakub Kurzak and Dr. Alfredo Buttari Innovative Computing Laboratory, University of Tennessee at Knoxville</i>	
Tutorial III	
Design of Interconnection Networks	12
<i>Dennis Abts, Cray and John Kim, Stanford University</i>	

Session1: On-Chip Networking

Design of a Dynamic Priority-Based Fast Path Architecture for On-Chip Interconnects.....	15
<i>Dongkook Park, Reetuparna Das, Chrysostomos Nicopoulos, Jongman Kim, N. Vijaykrishnan, Ravishankar Iyer, and Chita R. Das</i>	
Layout-Accurate Design and Implementation of a High-Throughput Interconnection Network for Single-Chip Parallel Processing.....	21
<i>Aydin O. Balkan, Michael N. Horak, Gang Qu, and Uzi Vishkin</i>	
Photonic NoC for DMA Communications in Chip Multiprocessors.....	29
<i>Assaf Shacham, Benjamin G. Lee, Aleksandr Biberman, Keren Bergman, and Luca P. Carloni</i>	

Session 2: Switch Architecture

Backlog Aware Low Complexity Schedulers for Input Queued Packet Switches.....	39
<i>Aditya Dua, Nicholas Bambos, Wladek Olesinski, Hans Eberle, and Nils Gura</i>	
Power Aware Management of Packet Switches	47
<i>Lykomidis Mastroleon, Daniel O'Neill, Benjamin Yolken, and Nicholas Bambos</i>	
Implementation of Dynamic Bandwidth Re-allocation in Optical Interconnects using Microring Resonators.....	54
<i>Chander Kochar, Avinash Kodi, and Ahmed Louri</i>	

Session 3: Support for Network Security

A Real-Time Worm Outbreak Detection System Using Shared Counters	65
<i>Miad Faezipour, Mehrdad Nourani, and Rina Panigrahy</i>	
Prototyping Fast, Simple, Secure Switches for Ethane.....	73
<i>Jianying Luo, Justin Pettit, Martin Casado, John Lockwood, and Nick McKeown</i>	

Session 4: Routing

A Memory-Balanced Linear Pipeline Architecture for Trie-based IP Lookup.....	83
<i>Weirong Jiang and Viktor K. Prasanna</i>	
Building a RCP (Rate Control Protocol) Test Network.....	91
<i>Nandita Dukkupati, Glen Gibb, Nick McKeown, and Jiang Zhu</i>	
ElephantTrap: A Low Cost Device for Identifying Large Flows	99
<i>Yi Lu, Mei Wang, Balaji Prabhakar, and Flavio Bonomi</i>	

Session 5: Performance Evaluation

An Analysis of 10-Gigabit Ethernet Protocol Stacks in Multicore Environments.....	109
<i>Ganesh Narayanaswamy, Pavan Balaji, and Wu-chun Feng</i>	
Assessing the Ability of Computation/Communication Overlap and Communication Progress in Modern Interconnects	117
<i>Mohammad J. Rashti and Ahmad Afsahi</i>	
Performance Analysis and Evaluation of Mellanox ConnectX InfiniBand Architecture with Multi-Core Platforms.....	125
<i>Sayantan Sur, Matthew J. Koop, Lei Chai, and Dhabaleswar K. Panda</i>	

Session 6: OS/Network Interface Technology

Memory Management Strategies for Data Serving with RDMA.....	135
<i>Dennis Dalessandro and Pete Wyckoff</i>	
Reducing the Impact of the Memory Wall for I/O Using Cache Injection	143
<i>Edgar A. León, Kurt B. Ferreira, and Arthur B. Maccabe</i>	

Author Index	151
---------------------------	-----