

# **2007 Symposium on VLSI Technology**

**Kyoto, Japan  
12-14 June 2007**

<b>IEEE Catalog Number:</b>	<b>CFP07VTS-PRT</b>
<b>ISBN 10:</b>	<b>4-900784-03-6</b>
<b>ISBN 13:</b>	<b>978-4-900784-03-1</b>

# Table of Contents

<b>1-2 Future Vehicle Technologies for Environment and Safety .....</b>	<b>2</b>
<i>T. Abo</i>	
<b>1-3 Fully Integrated VLSI CMOS and Photonics "CMOS Photonics" .....</b>	<b>6</b>
<i>C. Gunn</i>	
<b>2-1 Integration Technology of 30nm Generation Multi-Level NAND Flash for 64Gb NAND Flash Memory.....</b>	<b>10</b>
<i>D. Kwak, J. Park, K. Kim, Y. Yim, S. Ahn, Y. Park, J. Kim, W. Jeong, J. Kim, M. Park, B. Yoo, S. Song, H. Kim, J. Sim, S. Kwon, B. Hwang, H. Park, S. Kim, Y. Lee, H. Shin, N. Yim, K. Lee, M. Kim, Y. Lee, J. Park, S. Park, J. Jung and K. Kim</i>	
<b>2-2 Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory .....</b>	<b>12</b>
<i>H. Tanaka, M. Kido, K. Yahashi, M. Oomura, R. Katsumata, M. Kito, Y. Fukuzumi, M. Sato, Y. Nagata, Y. Matsuoka, Y. Iwata, H. Aochi and A. Nitayama</i>	
<b>2-3 High Performance Transistors Featured in an Aggressively Scaled 45nm Bulk CMOS Technology.....</b>	<b>14</b>
<i>Z. Luo, N. Rovedo, S. Ong, B. Phoong, M. Eller, H. Utomo, C. Ryou, H. Wang, R. Stierstorfer, L. Clevenger, S. Kim, J. Toomey, D. Sciacca, J. Li, W. Wille, L. Zhao, L. Teo, T. Dyer, S. Fang, J. Yan, O. Kwon, O. Kwon, D. Park, J. Holt, J. Han, V. Chan, J. Yuan, T. Kebede, H. Lee, S. Kim, S. Lee, A. Vayshenker, Z. Yang, C. Tian, H. Ng, H. Shang, M. Hierlemann, J. Ku, J. Sudijono and M. Jeong</i>	
<b>2-4 Low Vt Ni-FUSI CMOS Technology Using a DyO Cap Layer with Either Single or Dual Ni-phases .....</b>	<b>16</b>
<i>H.Y. Yu, S.Z. Chang, A. Veloso, A. Lauwers, C. Adelman, B. Onsia, S. Van Elshocht, R. Singanamalla, M. Demand, R. Vos, T. Kauerauf, S. Brus, X. Shi, S. Kubicek, C. Vrancken, R. Mitsuhashi, P. Lehnen, J. Kittl, M. Niwa, K.M. Yin, T. Hoffmann, S. Degendt, M. Jurczak, P. Absil and S. Biesemans</i>	
<b>3A-1 SRAM Critical Yield Evaluation Based on Comprehensive Physical / Statistical Modeling, Considering Anomalous Non Gaussian Intrinsic Transistor Fluctuations .....</b>	<b>18</b>
<i>M. Miyamura, T. Fukai, T. Ikezawa, R. Ueno, K. Takeuchi and M. Hane</i>	
<b>3A-2 Impact of Layout, Interconnects and Variability on CMOS Technology Roadmap .....</b>	<b>20</b>
<i>F. Boeuf, M. Sellier, A. Farcy and T. Skotnicki</i>	
<b>3A-3 1st Quantitative Failure-Rate Calculation for The Actual Large-Scale SRAM Using Ultra-Thin Gate-Dielectric with Measured Probability of The Gate-Current Fluctuation and Simulated Circuit Failure-Rate .....</b>	<b>22</b>
<i>T. Sakoda, N. Tamura, S. Xiao, H. Minakata, Y. Morisaki, K. Nishigaya, T. Saiki, T. Uetake, T. Iwasaki, H. Ehara, H. Matsuyama, H. Shimizu, K. Hashimoto, M. Kimoto, M. Kase and K. Ikeda</i>	
<b>3A-4 Layout-Design Methodology of 0.246- <math>\mu\text{m}^2</math> -Embedded 6T-SRAM for 45-nm High-Performance System LSIs .....</b>	<b>24</b>
<i>R. Morimoto, T. Kimura, Y. Okayama, T. Hirai, H. Maeda, K. Oshima, R. Watanabe, H. Fukui, Y. Tsunoda, M. Togo, S. Kanai, S. Shino, T. Hoshino, K. Shimazaki, M. Nakazawa, K. Nakazawa, Y. Takasu, H. Yamasaki, H. Inokuma, S. Taniguchi, T. Fujimaki, H. Yamada, S. Watanabe, S. Muramatsu, S. Iwasa, K. Nagaoka, S. Mimotogi, T. Iwamoto, H. Nii, Y. Sogo, K. Ohno, K. Yoshida, K. Sunouchi, M. Ikeda, M. Iwai, T. Kitano, H. Naruse, Y. Enomoto, K. Imai, S. Yamada, M. Saito, T. Kuwata, F. Matsuoka, N. Nagashima</i>	
<b>3B-1 Advanced Electrical Characterization Toward (Sub) 1nm EOT HfSiON - Hole Trapping in PFET and L-Dependent Effects.....</b>	<b>26</b>
<i>M.B. Zahid, L. Pantisano, R. Degraeve, M. Aoulaiche, L. Trojman, I. Ferain, E.S. Andrés, G. Groeseneken, J.F. Zhang, M. Heyns, M. Jurczak and S. De Gendt</i>	
<b>3B-2 Reliability Perspective of High-k Gate Stack Assessed by Temperature Dependence of Dielectric Breakdown .....</b>	<b>28</b>
<i>K. Okada, T. Horikawa, H. Satake, S. Inumiya, Y. Akasaka, F. Ootsuka, Y. Nara, H. Ota, T. Nabatame and A. Toriumi</i>	
<b>3B-3 Physical Understanding of Strain Effects on Gate Oxide Reliability of MOSFETs .....</b>	<b>30</b>
<i>T. Irisawa, T. Numata, E. Toyoda, N. Hirashita, T. Tezuka, N. Sugiyama and S. Takagi</i>	
<b>3B-4 A Ta<sub>2</sub>O<sub>5</sub> Solid-Electrolyte Switch with Improved Reliability .....</b>	<b>32</b>
<i>T. Sakamoto, N. Banno, N. Iguchi, H. Kawaura, H. Sunamura, S. Fujieda, K. Terabe, T. Hasegawa and M. Aono</i>	

# Table of Contents

<b>4A-1 Beneath-The-Channel Strain-Transfer-Structure (STS) and Embedded Source/Drain Stressors for Strain and Performance Enhancement of Nanoscale MOSFETs.....</b>	<b>34</b>
<i>K.-W. Ang, J. Lin, C.-H. Tung, N. Balasubramanian, G. Samudra and Y.-C. Yeo</i>	
<b>4A-2 Strained Si Channel MOSFETs with Embedded Silicon Carbon Formed by Solid Phase Epitaxy.....</b>	<b>36</b>
<i>Y. Liu, O. Gluschenkov, J. Li, A. Madan, A. Ozcan, B. Kim, T. Dyer, A. Chakravarti, K. Chan, C. Lavoie, I. Popova, T. Pinto, N. Rovedo, Z. Luo, R. Loesing, W. Henson and K. Rim</i>	
<b>4A-3 Novel Channel-Stress Enhancement Technology with eSiGe S/D and Recessed Channel on Damascene Gate Process.....</b>	<b>38</b>
<i>J. Wang, Y. Tateshita, S. Yamakawa, K. Nagano, T. Hirano, Y. Kikuchi, Y. Miyanami, S. Yamaguchi, K. Tai, R. Yamamoto, S. Kanda, T. Kimura, K. Kugimiya, M. Tsukamoto, H. Wakabayashi, Y. Tagawa, H. Iwamoto, T. Ohno, M. Saito, S. Kadomura and N. Nagashima</i>	
<b>4A-4 Record-High Performance 32 nm Node pMOSFET with Advanced Two-Step Recessed SiGe-S/D and Stress Liner Technology.....</b>	<b>40</b>
<i>N. Yasutake, A. Azuma, T. Ishida, N. Kusunoki, S. Mori, H. Itokawa, I. Mizushima, S. Okamoto T. Morooka, N. Aoki, S. Kawanaka, S. Inaba and Y. Toyoshima</i>	
<b>4A-5 Impact of Mobility Boosters (XsSOI, CESL, TiN Gate) on the Performance of ~100% or ~110% Oriented FDSOI CMOSFETs for the 32nm Node.....</b>	<b>42</b>
<i>F. Andrieu, O. Faynot, F. Rochette, J.-C. Barbé, C. Buj, Y. Bogumilowicz, F. Allain, V. Delaye, D. Lafond, F. Aussenac, S. Feruglio, J. Eymery, T. Akatsu, P. Mauray, L. Brévard, L. Tosti, H. Dansas, E. Rouchouze, J.-M. Hartmann, L. Vandroux, M. Cassé, F. Boeuf, C. Fenouillet-Béranger, F. Brunier, I. Cayrefourcq, C. Mazuré, G. Ghibaudo and S. Deleonibus</i>	
<b>4B-1 SOI CMOS Technology with 360GHz fT NFET, 260GHz fT PFET, and Record Circuit Performance for Millimeter-Wave Digital and Analog System-on-Chip Applications.....</b>	<b>44</b>
<i>S. Lee, J. Kim, D. Kim, B. Jagannathan, C. Cho, J. Johnson, B. Dufrene, N. Zamdmer, L. Wagner, R. Williams, D. Fried, K. Rim, J. Pekarik, S. Springer, J.-O. Plouchart and G. Freeman</i>	
<b>4B-2 Technology Scaling and Device Design for 350 GHz RF Performance in a 45nm Bulk CMOS Process.....</b>	<b>46</b>
<i>H. Li, B. Jagannathan, J. Wang, T.-C. Su, S. Sweeney, J.J. Pekarik, Y. Shi, D. Greenberg, Z. Jin, R. Groves, L. Wagner and S. Csutak</i>	
<b>4B-3 Reliable 3D Damascene MIM architecture embedded into Cu interconnect for a Ta2O5 capacitor record density of 17 fF/μm<sup>2</sup>.....</b>	<b>48</b>
<i>M. Thomas, A. Farcy, C. Perrot, E. Deloffre, M. Gros-Jean, D. Benoit, C. Richard, P. Caubet, S. Guillaumet, R. Pantel, M. Cordeau, J. Piquet, C. Bermond, B. Fléchet, B. Chenevier and J. Torres</i>	
<b>4B-4 BSIM-MG: A Versatile Multi-Gate FET Model for Mixed-Signal Design.....</b>	<b>50</b>
<i>M.V. Dunga, C.-H. Lin, D.D. Lu, W. Xiong, C.R. Cleavelin, P. Patrino, J.-R. Hwang, F.-L. Yang, A.M. Niknejad and C. Hu</i>	
<b>4B-5 Dedicated Process Architecture and the Characteristics of 1.4 μm Pixel CMOS Image Sensor with 8M Density.....</b>	<b>52</b>
<i>C.-R. Moon, J.-C. Shin, J. Kim, Y.K. Lee, Y.-J. Cho, Y.-Y. Yu, S.-H. Hwang, D.-C. Park, B.J. Park, H.-Y. Kim, S.-H. Lee, J. Jung, S.-H. Cho, K. Lee, K. Koh, D. Lee and K. Kim</i>	
<b>5A-1 Fermi-Level Pinning Position Modulation by Al-Containing Metal Gate for Cost-Effective Dual-Metal/Dual-High-k CMOS.....</b>	<b>54</b>
<i>M. Kadoshima, Y. Sugita, K. Shiraishi, H. Watanabe, A. Ohta, S. Miyazaki, K. Nakajima, T. Chikyow, K. Yamada, T. Aminaka, E. Kurosawa, T. Matsuki, T. Aoyama, Y. Nara and Y. Ohji</i>	
<b>5A-2 Dipole Moment Model Explaining nFET Vt Tuning Utilizing La, Sc, Er, and Sr Doped HfSiON Dielectrics.....</b>	<b>56</b>
<i>P. Sivasubramani, T.S. Böske, J. Huang, C.D. Young, P.D. Kirsch, S.A. Krishnan, M.A. Quevedo-Lopez, S. Govindarajan, B.S. Ju, H.R. Harris, D.J. Lichtenwalner, J.S. Jur, A.I. Kingon, J. Kim, B.E. Gnade, R.M. Wallace, G. Bersuker, B.H. Lee and R. Jammy</i>	

# Table of Contents

<b>5A-3 Re-examination of Flat-Band Voltage Shift for High-k MOS Devices.....</b>	<b>58</b>
<i>K. Iwamoto, A. Ogawa, Y. Kamimuta, Y. Watanabe, W. Mizubayashi, S. Migita, Y. Morita, M. Takahashi, H. Ito, H. Ota, T. Nabatame and A. Toriumi</i>	
<b>5A-4 VFB Roll-off in HfO<sub>2</sub> Gate Stack after High Temperature Annealing Process - A Crucial Role of Out-diffused Oxygen from HfO<sub>2</sub> to Si -.....</b>	<b>60</b>
<i>K. Akiyama, W. Wang, W. Mizubayashi, M. Ikeda, H. Ota, T. Nabatame and A. Toriumi</i>	
<b>5B-1 0.7 V SRAM Technology with Stress-Enhanced Dopant Segregated Schottky (DSS) Source/Drain Transistors for 32 nm Node .....</b>	<b>62</b>
<i>H. Onoda, K. Miyashita, T. Nakayama, T. Kinoshita, H. Nishimura, A. Azuma, S. Yamada and F. Matsuoka</i>	
<b>5B-2 A Robust SOI SRAM Architecture by Using Advanced ABC Technology for 32nm Node and Beyond LSTP Devices .....</b>	<b>64</b>
<i>Y. Hirano, M. Tsujuchi, K. Ishikawa, H. Shinohara, T. Terada, Y. Maki, T. Iwamatsu, K. Eikyu, T. Uchida, S.Obayashi, K. Nii, Y. Tsukamoto, M. Yabuuchi, T. Ipposhi, H. Oda and Y. Inoue</i>	
<b>5B-3 Laser-induced Epitaxial Growth (LEG) Technology for High Density 3-D Stacked Memory with High Productivity.....</b>	<b>66</b>
<i>Y.-H. Son, J.-W. Lee, P. Kang, M.-G. Kang, J.B. Kim, S.H. Lee, Y.-P. Kim, I.S. Jung, B.C. Lee, S.Y. Choi, U.I. Chung, J.T. Moon and B.-I. Ryu</i>	
<b>5B-4 High Speed and Highly Cost effective 72M bit density S3 SRAM Technology with Doubly Stacked Si Layers, Peripheral only CoSix layers and Tungsten Shunt W/L Scheme for Standalone and Embedded Memory.....</b>	<b>68</b>
<i>S.-M. Jung, H. Lim, C. Yeo, K. Kwak, B. Son, H. Park, J. Na, J.-J. Shim, C. Hong and K. Kim</i>	
<b>6A-1 Simulation of Statistical Variability in Nano MOSFETs .....</b>	<b>70</b>
<i>Asen Asenov</i>	
<b>6A-2 Empirical Characteristics and Extraction of Overall Variations for 65-nm MOSFETs and Beyond.....</b>	<b>72</b>
<i>Michihiro Kanno, Akira Shibuya, Masao Matsumura, Kazuhiro Tamura, Hitoshi Tsuno, Shigetaka Mori, Yuzo Fukuzaki, Tetsuo Gocho, Hisahiro Ansai and Naoki Nagashima</i>	
<b>6A-3 DFM EDA Technology: A Lithographic Perspective .....</b>	<b>74</b>
<i>Mark E. Mason</i>	
<b>6A-4 Toward Variability-Aware Design .....</b>	<b>76</b>
<i>Hidetoshi Onodera</i>	
<b>6B-1 Novel Heat Dissipating Cell Scheme for Improving a Reset Distribution in a 512M Phase-change Random Access Memory (PRAM) .....</b>	<b>78</b>
<i>D.H. Kang, J.S. Kim, Y.R. Kim, Y.T. Kim, M.K. Lee, Y.J. Jun, J.H. Park, F. Yeung, C.W. Jeong, J. Yu, J.H. Kong, D.W. Ha, S.A. Song, J. Park, Y.H. Park, Y.J. Song, C.Y. Eum, K.C. Ryoo, J.M. Shin, D.W. Lim, S.S. Park, J.H. Kim, W.I. Park, K.R. Sim, J.H. Cheong, J.H. Oh, J.H. Park, J.I. Kim, Y.T. Oh, K.W. Lee, S.P.Koh, S.H. Eun, N.B. Kim, G.H. Koh, G.T. Jeong, H.S. Jeong and K. Kim</i>	
<b>6B-2 An Integrated Phase Change Memory Cell With Ge Nanowire Diode For Cross-Point Memory .....</b>	<b>80</b>
<i>Y. Zhang, S.B. Kim, J.P. McVittie, H. Jagannathan, J.B. Ratchford, C.E.D. Chidsey, Y. Nishi and H.-S.P. Wong</i>	
<b>6B-3 Novel Lithography-Independent Pore Phase Change Memory .....</b>	<b>82</b>
<i>M. Breitwisch, T. Nirschl, C.F. Chen, Y. Zhu, M.H. Lee, M. Lamorey, G.W. Burr, E. Joseph, A. Schrott, J.B. Philipp, R. Cheek, T.D. Happ, S.H. Chen, S. Zaidi, P. Flaitz, J. Bruley, R. Dasaka, B. Rajendran, S. Rossnagel, M. Yang, Y.C. Chen, R. Bergmann, H.L. Lung and C. Lam</i>	
<b>6B-4 Highly Scalable Phase Change Memory with CVD GeSbTe for Sub 50nm Generation .....</b>	<b>84</b>
<i>J.I. Lee, H. Park, S.L. Cho, Y.L. Park, B.J. Bae, J.H. Park, J.S. Park, H.G. An, J.S. Bae, D.H. Ahn, Y.T. Kim, H. Horii, S.A. Song, J.C. Shin, S.O. Park, H.S. Kim, U.-I. Chung, J.T. Moon and B.I. Ryu</i>	

# Table of Contents

<b>7A-1 A Low-Power Multi-Gate FET CMOS Technology with 13.9ps Inverter Delay, Large-Scale Integrated High Performance Digital Circuits and SRAM.....</b>	<b>86</b>
<i>K. von Arnim, E. Augendre, C. Pacha, T. Schulz, K.T. San, F. Bauer, A. Nackaerts, R. Rooyackers, T. Vandeweyer, B. Degroote, N. Collaert, A. Dixit, R. Singanamalla, W. Xiong, A. Marshall, C.R. Cleavelin, K. Schrufer and M. Jurczak</i>	
<b>7A-2 Novel Epitaxial Nickel Aluminide-Silicide with Low Schottky-Barrier and Series Resistance for Enhanced Performance of Dopant-Segregated Source/Drain N-channel MuGFETs.....</b>	<b>88</b>
<i>R.T.P. Lee, T.-Y. Liow, K.-M. Tan, A.E.-J. Lim, C.-S. Ho, K.-M. Hoe, M.Y. Lai, T. Osipowicz, G.-Q. Lo, G. Samudra, D.-Z. Chi and Y.-C. Yeo</i>	
<b>7A-3 Highly Manufacturable FinFETs with Sub-10nm Fin Width and High Aspect Ratio Fabricated with Immersion Lithography .....</b>	<b>90</b>
<i>M.J.H.van Dal, N. Collaert, G. Doornbos, G. Vellianitis, G. Curatola, B.J. Pawlak, R. Duffy, C. Jonville, B. Degroote, E. Altamirano, E. Kunnen, M. Demand, S. Beckx, T. Vandeweyer, C. Delvaux, F. Leys, A. Hikavyy, R. Rooyackers, M. Kaiser, R.G.R. Weemaes, S. Biesemans, M. Jurczak, K. Anil, L. Witters and R.J.P. Lander</i>	
<b>7A-4 Novel, Effective and Cost-Efficient Method of Introducing Fluorine into Metal/Hf-based Gate Stack in MuGFET and Planar SOI Devices with Significant BTI Improvement.....</b>	<b>92</b>
<i>A. Shickova, N. Collaert, P. Zimmerman, M. Demand, E. Simoen, G. Pourtois, A. De Keersgieter, L. Trojman, I. Ferain, F. Leys, W. Boullart, A. Franquet, B. Kaczer, M. Jurczak, H. Maes and G. Groeseneken</i>	
<b>7B-1 Technology Breakthrough of Low Temperature, Low Defect, and Low Cost SiGe Selective Epitaxial Growth (L3 SiGe SEG) Process for 45nm Node and Beyond .....</b>	<b>94</b>
<i>Y. Shimamune, M. Fukuda, M. Koizuka, A. Katakami, A. Hatada, K. Ikeda, Y. Kim, K. Kawamura, N. Tamura, T. Mori, A. Moriya, Y. Hashiba, Y. Inokuchi, Y. Kunii and M. Kase</i>	
<b>7B-2 Enhanced Performance of Strained CMOSFETs Using Metallized Source/Drain Extension (M-SDE).....</b>	<b>96</b>
<i>H.-W. Chen, C.-H. Ko, T.-J. Wang, C.-H. Ge, K. Wu and W.-C. Lee</i>	
<b>7B-3 Novel Thin Sidewall Structure for High Performance Bulk CMOS with Charge-Assisted Source-Drain-Extension .....</b>	<b>98</b>
<i>H. Ohta, H. Fukutome, T. Sakuma, A. Hatada, K. Ohkoshi, K. Ikeda, T. Miyashita, T. Mori and T. Sugii</i>	
<b>7B-4 Advantages of a New Scheme of Junction Profile Engineering with Laser Spike Annealing and Its Integration into a 45-nm Node High Performance CMOS Technology .....</b>	<b>100</b>
<i>T. Yamamoto, T. Kubo, T. Sukegawa, A. Katakami, Y. Shimamune, N. Tamura, H. Ohta, T. Miyashita, S. Sato, M. Kase and T. Sugii</i>	
<b>8A-1 Stress Dependence and Poly-Pitch Scaling Characteristics of (110) PMOS Drive Current.....</b>	<b>102</b>
<i>B.(F.) Yang, K. Nummy, A. Waite, L. Black, H. Gossmann, H. Yin, Y. Liu, B. Kim, S. Narasimha, P. Fisher, H.V. Meer, J. Johnson, D. Chidambarao, S.D. Kim, C. Sheraw, D. Wehella-Gamage, J. Holt, X. Chen, D. Park, C.Y. Sung, D. Schepis, M. Khare, S. Luning and P. Agnello</i>	
<b>8A-2 Will Strain be Useful for 10nm Quasi-Ballistic FDSOI Devices? An Experimental Study .....</b>	<b>104</b>
<i>V. Barral, T. Poiroux, F. Rochette, M. Vinet, S. Barraud, O. Faynot, L. Tosti, F. Andrieu, M. Casse, B. Previtali, R. Ritzenhaller, P. Grosgeorges, E. Bernard, G. LeCarval, D. Munteanu, J.L. Autran and S. Deleonibus</i>	
<b>8A-3 New Findings on Coulomb Scattering Mobility in Strained-Si nFETs and its Physical Understanding .....</b>	<b>106</b>
<i>O. Weber and S. Takagi</i>	
<b>8A-4 Stress Engineering for High-k FETs: Mobility and Ion Enhancements by Optimized Stress.....</b>	<b>108</b>
<i>M. Saitoh, S. Kobayashi and K. Uchida</i>	
<b>8A-5 High-Field Electron Mobility in Biaxially-tensile Strained SOI: Low Temperature Measurement and Correlation with the Surface Morphology.....</b>	<b>110</b>
<i>O. Bonno, S. Barraud, F. Andrieu, D. Mariolle, F. Rochette, M. Casse, J.M. Hartmann, F. Bertin and O. Faynot</i>	
<b>8B-1 Band Engineered Charge Trap Layer for highly Reliable MLC Flash Memory .....</b>	<b>112</b>
<i>Z.L. Huo, J. Yang, S.H. Lim, S.J. Baik, J. Lee, J.H. Han, I.-S. Yeoo, U.-I. Chung, J.T. Moon and B.-I. Ryu</i>	

# Table of Contents

<b>8B-2 A Novel Gate-Injection Program/Erase P-Channel NAND-Type Flash Memory with High (10M Cycle) Endurance.....</b>	<b>114</b>
<i>H.-T. Lue, E.-K. Lai, S.-Y. Wang, L.-W. Yang, T. Yang, K.-C. Chen, K.-Y. Hsieh, R. Liu and C.-Y. Lu</i>	
<b>8B-3 Gate-All-Around Twin Silicon Nanowire SONOS Memory .....</b>	<b>116</b>
<i>S.D. Suk, K.H. Yeo, K.H. Cho, M. Li, Y.Y. Yeoh, K.-H. Hong, S.-H. Kim, Y.-H. Koh, S. Jung, W.J. Jang, D.-W. Kim, D. Park and B.-I. Ryu</i>	
<b>8B-4 A Nanowire Transistor for High Performance Logic and Terabit Non-Volatile Memory Devices.....</b>	<b>118</b>
<i>H. Lee, S.-W. Ryu, J.-W. Han, L.-E. Yu, M. Im, C. Kim, S. Kim, E. Lee, K.-H. Kim, J.-H. Kim, D.-i. Bae, S.C. Jeon, K.H. Kim, G.S. Lee, J.S. Oh, Y.C. Park, W.H. Bae, J.J. Yoo, J.M. Yang, H.M. Lee and Y.-K. Choi</i>	
<b>8B-5 Quantum Confinement Effect for Efficient Hole Injection in MONOS-Type Nonvolatile Memory -the Role of Ultrathin i-Si/P+ Poly Si Stacked Gate Structure Fabricated by Laser Spike Annealing.....</b>	<b>120</b>
<i>I. Yanagi, T. Mine, A. Shima, S. Saito, D. Hisamoto and Y. Shimamotoa</i>	
<b>J-R:Are Design Tools and Methodologies Measuring up to the Challenges of the DFMEra?.....</b>	<b>122</b>
<i>Rump Session</i>	
<b>R-1: Navigating the Roadmap to 32nm and Beyond: Breaking the Barriers R-2: The Status and Prognosis for High-/ Metal Gate Transistors.....</b>	<b>123</b>
<i>Rump Session</i>	
<b>9A-1 Band-Engineered Low PMOS VT with High-K/Metal Gates Featured in a Dual Channel CMOS Integration Scheme.....</b>	<b>124</b>
<i>H.R. Harris, P. Kalra, P. Majhi, M. Hussain, D. Kelly, J. Oh, D. He, C. Smith, J. Barnett, P.D. Kirsch, G. Gebara, J. Jur, D. Lichtenwalner, A. Lubow, T.P. Ma, G. Sung, S. Thompson, B.H. Lee, H.-H. Tseng and R. Jammy</i>	
<b>9A-2 A Novel Hafnium Carbide (HfCx) Metal Gate Electrode for NMOS Device Application.....</b>	<b>126</b>
<i>W.S. Hwang, C. Shen, X.P. Wang, D.S.H. Chan and B.J. Cho</i>	
<b>9A-3 Addressing Key Concerns for Implementation of Ni FUSI into Manufacturing for 45/32 nm CMOS.....</b>	<b>128</b>
<i>A. Shickova, T. Kauerauf, A. Rothschild, M. Aoulaiche, S. Sahhaf, B. Kaczer, A. Veloso, C. Torregiani, L. Pantisano, A. Lauwers, M. Zahid, T. Rost, H. Tigelaar, M. Pas, J. Fretwell, J. McCormack, T. Hoffmann, C. Kerner, T. Chiarella, S. Brus, Y. Harada, M. Niwa, V. Kaushik, H. Maes, P.P. Absil, G. Groeseneken, S. Biesemans and J.A. Kittl</i>	
<b>9A-4 Gate First Metal-Aluminum-Nitride PMOS Electrodes for 32nm Low Standby Power Applications.....</b>	<b>130</b>
<i>H.-C. Wen, S.C. Song, C.S. Park, C. Burham, G. Bersuker, K. Choi, M.A. Quevedo-Lopez, B.S. Ju, H.N. Alshareef, H. Niimi, H.B. Park, P.S. Lysaght, P. Majhi, B.H.Lee and R. Jammy</i>	
<b>9B-1 Improved Cell Performance for Sub-50 nm DRAM with Manufacturable Bulk FinFET Structure.....</b>	<b>132</b>
<i>D.-H. Lee, S.-G. Lee, J.R. Yoo, G.-H. Buh, G.H. Yon, D.-W. Shin, D.K. Lee, H.-S. Byun, I.S. Jung, T.-S. Park, Y.G. Shin, S. Choi, U.-I. Chung, J.-T. Moon and B.-I. Ryu</i>	
<b>9B-2 A Novel DRAM Cell Transistor Featuring a Partially-insulated Bulk FinFET (Pi-FinFET) with a Pad-Polysilicon Side Contacts (PSC) .....</b>	<b>134</b>
<i>S.Y. Han, J.M. Park, S.O. Sohn, J.B. Lee, K.S. Chae, C.H. Jeon, J.S. Park, S.D. Kim, W.J. Kim, S. Yamada, Y.P. Kim, H.S. Park, N.M. Cho, H.H. Kim, M.S. Lee, Y.S. Lee, W. Yang, D. Park and B.-I. Ryu</i>	
<b>9B-3 Floating Body DRAM Characteristics of Silicon-On-ONO (SOONO) Devices for System-on-Chip (SoC) Applications.....</b>	<b>136</b>
<i>C.W. Oh, N.Y. Kim, H.J. Song, S.I. Hong, S.H. Kim, Y.L. Choi, H.J. Bae, D.U. Choi, Y.S. Lee, D.-W. Kim, D. Park and B.-I. Ryu</i>	
<b>9B-4 Low Voltage/Sub-ns Operation Bulk Thyristor-SRAM (BT-RAM) Cell with Double Selective Epitaxy Emitters (DEE) .....</b>	<b>138</b>
<i>T. Sugizaki, M. Nakamura, M. Yanagita, M. Shinohara, T. Ikuta, T. Ohchi, K. Kugimiya, S. Kanda, K. Yagami and T. Oda</i>	

# Table of Contents

<b>10A-1 Dependable Integration of Full-Porous Low-k Interconnect and Low-leakage/ Low-cost Transistor for 45nm LSTP Platform .....</b>	<b>140</b>
<i>K. Sukegawa, T. Yamamoto, H. Kudo, T. Kubo, T. Sukegawa, H. Ehara, H. Oehmizu, M. Fukuda, Y. Mizushima, Y. Shimoda, M. Tajima, M. Oryoji, Y. Nakata, H. Watatani, H. Sakai, A. Asneil, S. Sakai, H. Matsuyama, H. Kurata, A. Tsukune, N. Shimizu, T. Futatsugi, S. Satoh, M. Kase and T. Sugii</i>	
<b>10A-2 A Cost-Effective LOP/LSTP Integrated CMOS Platform Utilizing Multi-Thickness SiON Gate Dielectrics with Hafnium for 45-nm Node.....</b>	<b>142</b>
<i>G. Tsutsui, S. Maruyama, T. Abe, H. Nakamura and T. Fukase</i>	
<b>10A-3 Manufacturability and Speed Performance Demonstration of Porous ULK (k=2.5) for a 45nm CMOS Platform.....</b>	<b>144</b>
<i>E. Richard, R. Fox, C. Monget, M. Zaleski, P. Ferreira, A. Guvenilir, P. Brun, E. Ollier, M. Guillermet, M. Mellier, S. Petitdidier, R. Delsol, W. Besling, L. Marinier, G. Imbert, A. Lagha, L. Broussous, M. Rasco, C. Cregut, S. Downey, G. Huang, M. Haond, N. Cave, A. Perera</i>	
<b>10A-4 Improving Yields of High Performance 65 nm Chips with Sputtering Top Surface of Dual Stress Liner.....</b>	<b>146</b>
<i>H. Zhu, D. Yang, M. Kumar, J. Colt, J. Maxson, F. Scholl, D. Chen, D. Leach and E. Leobandung</i>	
<b>10B-1 Improvement of Performance and Data Retention Characteristics of Sub-50nm DRAM by HfSiON Gate Dielectric.....</b>	<b>148</b>
<i>S. Hyun, H.-M. Kim, H.L. Lee, K.-J. Nam, S.-H. Hong, D.-C. Kim, J. Kim, S.I. Jang, I.S. Jeon, S. Kang, S. Choi, U.-I. Chung, J.-T. Moon and B.-I. Ryu</i>	
<b>10B-2 Carbon / high-k Trench Capacitor for the 40nm DRAM Generation .....</b>	<b>150</b>
<i>G. Aichmayr, A. Avellan, G.S. Duesberg, F. Kreupl, S. Kudelka, M. Liebau, A. Orth, A. Sanger, J. Schumann and O. Storbeck</i>	
<b>10B-3 Self-Alignment Techniques to Enable 40nm Trench Capacitor DRAM Technologies with 3-D Array Transistor and Single-Sided Strap .....</b>	<b>152</b>
<i>H.P. Moll, J. Hartwich, A. Scholz, D. Temmler, A.P. Graham, S. Slesazek, G. Wedler, L. Heineck, T. Mono, U. Zimmermann, K. Schupke, F. Ludwig, I. Park, T. Tran and W. Muller</i>	
<b>10B-4 Fully Integrated 56 nm DRAM Technology for 1 Gb DRAM .....</b>	<b>154</b>
<i>Y.K. Park, S.H. Lee, J.W. Lee, J.Y. Lee, S.H. Han, E.C. Lee, S.Y. Kim, J. Han, J.H. Sung, Y.J. Cho, J.Y. Jun, D.J. Lee, K.H. Kim, D.K. Kim, S.C. Yang, B.Y. Song, Y.S. Sung, H.S. Byun, W.S. Yang, K.H. Lee, S.H. Park, C.S. Hwang, T.Y. Chung and W.S. Lee</i>	
<b>11A-1 High-Performance High-K/Metal Gates for 45nm CMOS and Beyond with Gate-First Processing.....</b>	<b>156</b>
<i>M. Chudzik, B. Doris, R. Mo, J. Sleight, E. Cartier, C. Dewan, D. Park, H. Bu, W. Natzle, W. Yan, C. Ouyang, K. Henson, D. Boyd, S. Callegari, R. Carter, D. Casarotto, M. Gribelyuk, M. Hargrove, W. He, Y. Kim, B. Linder, N. Moumen, V.K. Paruchuri, J. Stathis, M. Steen, A. Vayshenker, X. Wang, S. Zafar, T. Ando, R. Iijima, M. Takayanagi, V. Narayanan, R. Wise, Y. Zhang, R. Divakaruni, M. Khare and T.C. Chen</i>	
<b>11A-2 Integration Friendly Dual Metal Gate Technology Using Dual Thickness Metal Inserted Poly-Si Stacks (DT-MIPS).....</b>	<b>158</b>
<i>H.-S. Jung, S.K. Han, H. Lim, Y.K. Choi, C.-K. Lee, M.S. Lee, Y.-S. You, Y. Chung, J.-B. Park, E.H. Lee, H.S. Baik, J.-H. Lee, N.-I. Lee and H.-K. Kang</i>	
<b>11A-3 Achieving 9ps Unloaded Ring Oscillator Delay in FuSI/HfSiON with 0.8 nm EOT.....</b>	<b>160</b>
<i>A. Rothschild, X. Shi, J.L. Everaert, C. Kerner, T. Chiarella, T. Hoffmann, C. Vrancken, A. Shickova, H. Yoshinao, R. Mitsuhashi, M. Niwa, A. Lauwers, A. Veloso, J. Kittl, P. Absil and S. Biesemans</i>	
<b>11A-4 Strain Enhanced FUSI/HfSiON Technology with Optimized CMOS Process Window.....</b>	<b>162</b>
<i>A. Veloso, P. Verheyen, R. Vos, S. Brus, S. Ito, R. Mitsuhashi, V. Paraschiv, X. Shi, B. Onsia, S. Arnauts, R. Loo, A. Lauwers, T. Conard, J.-F. de Marneffe, D. Goossens, D. Baute, S. Locorotondo, T. Chiarella, C. Kerner, C. Vrancken, S. Mertens, B.J. O'Sullivan, H.Y. Yu, S.-Z. Chang, M. Niwa, J.A. Kittl, P.P. Absil, M. Jurczak, T. Hoffmann and S. Biesemans</i>	

# Table of Contents

<b>11B-1 Advanced Analysis and Modeling of MOSFET Characteristic Fluctuation Caused by Layout Variation.....</b>	<b>164</b>
<i>H. Tsuno, K. Anzai, M. Matsumura, S. Minami, A. Honjo, H. Koike, Y. Hiura, A. Takeo, W. Fu, Y. Fukuzaki, M. Kanno, H. Ansai and N. Nagashima</i>	
<b>11B-2 Continuous Scaling Methodology of Planar CMOS Transistors by Suppressing Fluctuation in Carrier Profile.....</b>	<b>166</b>
<i>H. Fukutome, E. Yoshida, M. Tajima, T. Tanaka, Y. Sambonsugi and Y. Momiyama</i>	
<b>11B-3 Discrete Dopant Fluctuated 20nm/15nm-Gate Planar CMOS.....</b>	<b>168</b>
<i>F.-L. Yang, J.-R. Hwang, H.-M. Chen, J.-J. Shen, S.-M. Yu, Y. Li and D.D. Tang</i>	
<b>11B-4 Random Telegraph Signal Statistical Analysis using a Very Large-scale Array TEG with 1M MOSFETs.....</b>	<b>170</b>
<i>K. Abe, S. Sugawa, S. Watabe, N. Miyamoto, A. Teramoto, Y. Kamata, K. Shibusawa, M. Toita and T. Ohmi</i>	
<b>12A-1 Advanced Poly-Si NMIS and Poly-Si/TiN PMIS Hybrid-Gate High-k CMIS Using PVD/CVD-Stacked TiN and Local Strain Technique.....</b>	<b>172</b>
<i>Y. Nishida, T. Kawahara, S. Sakashita, M. Mizutani, S. Yamanari, M. Higashi, N. Murata, M. Inoue, J. Yugami, S. Endo, T. Hayashi, T. Yamashita, H. Oda and Y. Inoue</i>	
<b>12A-2 Multiple Stress Memorization In Advanced SOI CMOS Technologies.....</b>	<b>174</b>
<i>A. Wei, M. Wiatr, A. Mowry, A. Gehring, R. Boschke, C. Scott, J. Hoentschel, S. Duenkel, M. Gerhardt, T. Feudel, M. Lenski, F. Wirbeleit, R. Otterbach, R. Callahan, G. Koerner, N. Krumm, D. Greenlaw, M. Raab and M. Horstmann</i>	
<b>12A-3 Management of Power and Performance with Stress Memorization Technique for 45nm CMOS .....</b>	<b>176</b>
<i>A. Eiho, T. Sanuki, E. Morifuji, T. Iwamoto, G. Sudo, K. Fukasaku, K. Ota, T. Sawada, O. Fuji, H. Nii, M. Togo, K. Ohno, K. Yoshida, H. Tsuda, T. Ito, Y. Shiozaki, N. Fuji, H. Yamazaki, M. Nakazawa, S. Iwasa, S. Muramatsu, K. Nagaoka, M. Iwai, M. Ikeda, M. Saito, H. Naruse, Y. Enomoto, Kitano, S. Yamada, K. Imai, N. Nagashima, T. Kuwata and F. Matsuoka</i>	
<b>12A-4 Highly Efficient Stress Transfer Techniques in Dual Stress Liner CMOS Integration .....</b>	<b>178</b>
<i>K. Uejima, H. Nakamura, T. Fukase, S. Mochizuki, S. Sugiyama and M. Hane</i>	
<b>12A-5 Scalability of Direct Silicon Bonded (DSB) Technology for 32nm Node and Beyond .....</b>	<b>180</b>
<i>H. Yin, C.Y. Sung, K.L. Saenger, M. Hamaguchi, R. Hasumi, K. Ohuchi, H. Ng, R. Zhang, K.J. Stein, T.A. Wallner, J. Li, J.A. Ott, X. Chen, Z.J. Luo, N. Rovedo, K. Fogel, G. Pfeiffer, R. Kleinhenz, R. Bendernagel, D.K. Sadana, M. Takayanagi, K. Ishimaru, S.W. Crowder, D. Park, M. Khare and G. Shahidi</i>	
<b>12B-1 A Scalable Self-Aligned Contact NOR Flash Technology .....</b>	<b>182</b>
<i>M. Wei, R. Banerjee, L. Zhang, A. Masad, S. Reidy, J. Ahn, H. Chao, C. Lim, T. Castro, O. Karpenko, M. Ru, R. Fastow, A. Brand, X. Guo, J. Gorman, W.J. McMahon, B.J. Woo and A. Fazio</i>	
<b>12B-2 A Highly Reliable Self-Aligned Graded Oxide WO<sub>x</sub> Resistance Memory: Conduction Mechanisms and Reliability .....</b>	<b>184</b>
<i>C.H. Ho, E.K. Lai, M.D. Lee, C.L. Pan, Y.D. Yao, K.Y. Hsieh, R. Liu and C.Y. Lu</i>	
<b>12B-3 130 nm-Technology, 0.25 μm<sup>2</sup>, 1T1C FRAM Cell for SoC (System-on-a-Chip)- Friendly Applications.....</b>	<b>186</b>
<i>Y.K. Hong, D.J. Jung, S.K. Kang, H.S. Kim, J.Y. Jung, H.K. Koh, J.H. Park, D.Y. Choi, S.E. Kim, W.S. Ann, Y.M. Kang, H.H. Kim, J.-H. Kim, W.U. Jung, E.S. Lee, S.Y. Lee, H.S. Jeong and K. Kim</i>	
<b>12B-4 Scalable Cell Technology Utilizing Domain Wall Motion for High-speed MRAM.....</b>	<b>188</b>
<i>H. Numata, T. Suzuki, N. Ohshima, S. Fukami, K. Nagahara, N. Ishiwata and N. Kasai</i>	
<b>12B-5 A Novel SPRAM (SPin-Transfer Torque RAM) with A Synthetic Ferrimagnetic Free Layer for Higher Immunity to Read Disturbance and Reducing Write-Current Dispersion.....</b>	<b>190</b>
<i>K. Miura, T. Kawahara, R. Takemura, J. Hayakawa, S. Ikeda, R. Sasaki, H. Takahashi, H. Matsuoka and H. Ohno</i>	