

2007 IEEE Symposium on VLSI Circuits

**Kyoto, Japan
14-16 June 2007**



**IEEE Catalog Number: CFP07VLS-PRT
ISBN: 978-4-900784-04-8**

CONTENTS

Session 1: Welcome and Plenary Session I [Suzaku]

Chairpersons: K. Yano, Hitachi, Ltd.
K. Nakamura, Analog Devices, Inc.

- 1-1 Welcome and Opening Remarks** T. Kuroda
S. Kosonocky
- 1-2 Mobile Terminals toward LTE and Requirements on Device Technologies** **2**
S. Maruyama, S. Ogawa and K. Chiba
- 1-3 Limits of Power Consumption in Analog Circuits** **6**
H.-S. Lee

Session 2: Configurable and Reconfigurable SoCs [Suzaku I]

Chairpersons: K. Kobayashi, Kyoto University
K. Nowka, IBM Austin Research Laboratory

- 2-1 A 1.41W H.264/AVC Real-Time Encoder SOC for HDTV1080P** **12**
Z. Liu, Y. Song, M. Shao, S. Li, L. Li, S. Ishiwata, M. Nakagawa, S. Goto and T. Ikenaga
- 2-2 Design of a Multi-Core SoC with Configurable Heterogeneous 9 CPUs and 2 Matrix Processors** **14**
M. Nakajima, H. Kondo, N. Okumura, N. Masui, Y. Takata, T. Nasu, H. Takata, T. Higuchi, M. Sakugawa, H. Yoneda, H. Fujiwara, K. Ishida, K. Ishimi, S. Kaneko, T. Itoh, M. Sato, O. Yamamoto and K. Arimoto
- 2-3 A 19-mode 8.29mm² 52-mW LDPC Decoder Chip for IEEE 802.16e System** **16**
X.-Y. Shih, C.-Z. Zhan, C.-H. Lin and A.-Y. Wu
- 2-4 Heterogeneous Multiprocessor on a Chip Which Enables 54x AAC-LC Stereo Encoding** **18**
M. Ito, T. Todaka, T. Tsunoda, H. Tanaka, T. Kodama, H. Shikano, M. Onouchi, K. Uchiyama, T. Odaka, T. Kamei, E. Nagahama, M. Kusaoke, Y. Nitta, Y. Wada, K. Kimura and H. Kasahara

Session 3: Power Management [Suzaku II]

Chairpersons: M. Song, Dongguk University
B. Zhao, Freescale Semiconductor

- 3-1 A High Efficiency DC-DC Converter Using 2nH On-Chip Inductors** **22**
J. Wibben and R. Harjani
- 3-2 A 100 μ A Digital Controller with Transient Enhancement for Dynamic Voltage Output Switching-type DC-DC Converter** **24**
C.-Y. Tseng and P.-C. Huang
- 3-3 A Delay Locked Loop Synchronization Scheme for High Frequency Multiphase Hysteretic DC-DC Converters** **26**
P. Li, R. Bashirullah, P. Hazucha and T. Karnik
- 3-4 An Ultra Fast Fixed Frequency Buck Converter with Maximum Charging Current Control and Adaptive Delay Compensation for DVS Applications** **28**
F. Su, W.-H. Ki and C.-Y. Tsui

Session 4: Multi-Gb/s Receivers and Transmitters [Suzaku III]

Chairpersons: M. Nagata, Kobe University
A. Amerasekera, Texas Instruments

- 4-1 A 14-Gb/s 32 mW AC Coupled Receiver in 90-nm CMOS** **32**
M. Hossain and A.C. Carusone
- 4-2 A 5.2Gbps HyperTransport™ Integrated AC Coupled Receiver with DFR DC Restore** **34**
E. Fang, G. Asada, R. Kumar, S. Hale and M. Leary

4-3	BER-based Adaptation of I/O Link Equalizers	36
	E-H. Chen, J. Ren, J. Zerbe, B. Leibowitz, H. Lee, V. Stojanović and C.-K.K. Yang	
4-4	A 24Gb/s Software Programmable Multi-Channel Transmitter	38
	A. Amirkhany, A. Abbasfar, J. Savoj, M. Jeeradit, B. Garlepp, V. Stojanovic and M. Horowitz	
Session 5: High Performance Processing [Suzaku I]		
Chairpersons: M. Hariyama, Tohoku University J. Farrell, Advanced Micro Devices		
5-1	A 5.1GHz 0.34mm² Router for Network-on-Chip Applications	42
	S. Vangal, A. Singh, J. Howard, S. Dighe, N. Borkar and A. Alvandpour	
5-2	RF2 : A 1GHz FIR Filter with Distributed Resonant Clock Generator	44
	V.S. Sathe, J.C. Kao and M.C. Papaefthymiou	
5-3	A 6.5GHz 54mW 64-bit Parity-Checking Adder for 65nm Fault-Tolerant Microprocessor Execution Cores	46
	S. Mathew, M. Anders, R. Krishnamurthy and S. Borkar	
5-4	A Design Methodology Realizing an Over GHz Synthesizable Streaming Processing Unit	48
	K. Ueno, H. Murakami, N. Yano, R. Okuda, T. Himeno, T. Kamei and Y. Urakawa	
Session 6: High Speed Wireless Communication [Suzaku II]		
Chairpersons: K. Agawa, Toshiba Corp. A. Abidi, University of California		
6-1	A 9-Bit 6.3GHz 2.5W Quadrature Direct Digital Synthesizer MMIC	52
	X. Yu, F.F. Dai, D. Yang, V. Kakani, J.D. Irwin and R.C. Jaeger	
6-2	A 2-GHz Direct Sampling Delta-Sigma Tunable Receiver with 40-GHz Sampling Clock and On-chip PLL	54
	T. Chalvatzis, T.O. Dickson and S.P. Voinigescu	
6-3	A 2.2 Gb/s DQPSK Baseband Receiver in 90-nm CMOS for 60 GHz Wireless Links	56
	M. Chen and M.-C.F. Chang	
6-4	A 108/98 pJ/b 1Gbps Fully Integrated Interference Tolerant Frequency Channelized UWB Transmitter/Receiver	58
	A. Medi and W. Namgoong	
Session 7: High Speed Data Converters [Suzaku III]		
Chairpersons: M. Ito, Renesas Technology Corp. K. Gulati, BitWave Semiconductor		
7-1	A 1.35 GS/s, 10b, 175 mW Time-Interleaved AD Converter in 0.13μm CMOS	62
	S.M. Louwsma, E.J.M. van Tuijl, M. Vertregt and B. Nauta	
7-2	A 6-bit 3.5-GS/s 0.9-V 98-mW Flash ADC in 90nm CMOS	64
	K. Deguchi, N. Suwa, M. Ito, T. Kumamoto and T. Miki	
7-3	A 7b 1.1GS/s Reconfigurable Time-Interleaved ADC in 90nm CMOS	66
	C.-C. Hsu, C.-C. Huang, Y.-H. Lin, C.-C. Lee, Z. Soe, T. Aytur and R.-H. Yan	
7-4	A 12-GS/s Phase-Calibrated CMOS Digital-to-Analog Converter	68
	J. Savoj, A. Abbasfar, A. Amirkhany, M. Jeeradit and B.W. Garlepp	
Session 8: Fuse Memories and SRAM Design Challenges [Suzaku I]		
Chairpersons: K. Kajigaya, Elpida Memory, Inc. S. Natarajan, Emerging Memory Technologies Inc.		
8-1	A Compact eFUSE Programmable Array Memory for SOI CMOS	72
	J. Safran, A. Leslie, G. Fredeman, C. Kothandaraman, A. Cestero, X. Chen, R. Rajeevakumar, D.-k. Kim, Y.Z. Li, D. Moy, N. Robson, T. Kirihata and S. Iyer	
8-2	A 512x8 Electrical Fuse Memory with 15μm² Cells Using 8-sq Asymmetric Fuse and Core Devices in 90nm CMOS	74
	S. Chung, J.-T. Huang, P. Chen and F.-L. Hsueh	
8-3	Effect of Power Supply Noise on SRAM Dynamic Stability	76
	M. Khellah, D.E. Khalil, D. Somasekhar, Y. Ismail, T. Karnik and V. De	

8-4	A Sub-600mV, Fluctuation Tolerant 65nm CMOS SRAM Array with Dynamic Cell Biasing	78
	A. Bhavnagarwala, S. Kosonocky, Y. Chan, K. Stawiasz, U. Srinivasan, S. Kowalczyk and M. Ziegler	
8-5	Investigation of Increased Multi-Bit Failure Rate Due to Neutron Induced SEU in Advanced Embedded SRAMs	80
	G. Georgakos, P. Huber, M. Ostermayr, E. Amirante and F. Ruckerbauer	

Session 9: Low Power Wireless Communication [Suzaku II]

Chairpersons: K. Agawa, Toshiba Corp.
M. Huang, Freescale Semiconductor Inc.

9-1	A 2.4GHz ISM-Band Digital CMOS Wireless Transceiver with an Intra-Symbol Adaptively Intermittent Rx	84
	H. Ishizaki, K. Nose and M. Mizuno	
9-2	A CMOS UWB-IR Receiver Analog Front End with Intermittent Operation	86
	T. Terada, R. Fujiwara, G. Ono, T. Norimatsu, T. Nakagawa, K. Mizugaki, M. Miyazaki, K. Suzuki, K. Yano, A. Maeki, Y. Ogata, S. Kobayashi, N. Koshizuka and K. Sakamura	
9-3	An Injection-Locked 5.2 GHz SoC Transceiver with On-Chip Antenna for Self-Powered RFID and Medical Sensor Applications	88
	P.H.R. Popplewell, V. Karam, A. Shamim, J. Rogers and C. Plett	
9-4	1-cc Computer: Cross-Layer Integration with 3.4-nW/bps Link and 22-cm Locationing	90
	G. Ono, T. Nakagawa, R. Fujiwara, T. Norimatsu, T. Terada, M. Miyazaki, K. Suzuki, K. Yano, Y. Ogata, A. Maeki, S. Kobayashi, N. Koshizuka and K. Sakamura	
9-5	AC Power Supply Circuits for Energy Harvesting	92
	J. Wenck, R. Amirtharajah, J. Collier and J. Siebert	

Session 10: Analog Techniques [Suzaku III]

Chairpersons: M. Ugajin, NTT
J. Gealow, Analog Devices, Inc.

10-1	A Trimming-Free CMOS Bandgap-Reference Circuit with Sub-1-V-Supply Voltage Operation	96
	Y. Okuda, T. Tsukamoto, M. Hiraki, M. Horiguchi and T. Ito	
10-2	A Very Wideband Fully Balanced Active RC Polyphase Filter Based on CMOS Inverters in 0.18μm CMOS Technology	98
	K. Komoriyama, E. Yoshida, M. Yashiki and H. Tanimoto	
10-3	A 5 kV HBM Transformer-Based ESD Protected 5-6 GHz LNA	100
	J. Borremans, S. Thijs, P. Wambacq, D. Linten, Y. Rolain and M. Kuijk	
10-4	An Integrated 1.2V-to-6V CMOS Charge-Pump for Electret Earphone	102
	C.-Y. Tseng, S.-C. Chen, T.K. Shia and P.-C. Huang	
10-5	Dual Threshold Preamplifier and Multi-Channel DSP for Human Factored Digital Hearing Aid Chip	104
	S. Kim, S.J. Lee, N. Cho, S.-J. Song and H.-J. Yoo	

20:00 Rump Sessions

Organizers: K. Kobayashi, Kyoto University
K. Yang, University of California

R-1: Special Evening Talks: “Analog Scaling and SoC Integration” [Suzaku I, II] 10-

1) What Should We Develop for Future RF Applications?

T. Ohguro

2) Nanometer CMOS Trends: From Device Properties to Circuit & System Performance

M. Vertregt

3) SiP Versus SoC: RF System Partition for Cost and Performance

A. Maxim

4) Challenges of Circuit Engineers to Analog Scaling

M. Hotta and K. Suyama

R-2: CMOS Scaling: Where Will Economics Set the “End of the Line”? [Suzaku III] 1%

S. Tam

Joint Rump Session with Technology [Suzaku]

J-R Are Design Tools and Methodologies Measuring up to the Challenges of the DFM Era?

1%

M. Hane and K. Zhang

Session 11: Plenary Session II [Shunju I, II]

Chairpersons: K. Yano, Hitachi, Ltd.
K. Nakamura, Analog Devices, Inc.

- | | |
|---|-------------|
| 11-1 High Performance Processor Development for Consumer Electronics | 112 |
| | J. D. Brown |
| 11-2 Ambient Electronics with Organic Transistors | 116 |
| | T. Someya |

Session 12: Techniques for Signal and Power Integrity [Shunju I]

Chairpersons: M. Mizuno, NEC Corp.
A. Bhavnagarwala, IBM TJ Watson Research Center

- | | |
|--|--|
| 12-1 Silicon Odometer: An On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits | 122 |
| | T.-H. Kim, R. Persaud and C.H. Kim |
| 12-2 An On-Chip Noise Canceller with High Voltage Supply Lines for Nanosecond-Range Power Supply Noise | 124 |
| | Y. Nakamura, M. Takamiya and T. Sakurai |
| 12-3 A Switched Decoupling Capacitor Circuit for On-Chip Supply Resonance Damping | 126 |
| | J. Gu, H. Eom and C.H. Kim |
| 12-4 A 1.92μs-Wake-Up Time Thick-Gate-Oxide Power Switch Technique for Ultra Low-Power Single-Chip Mobile Processors | 128 |
| | K. Fukuoka, O. Ozawa, R. Mori, Y. Igarashi, T. Sasaki, T. Kuraishi, Y. Yasu and K. Ishibashi |

Session 13: High Speed Wireline [Shunju II]

Chairpersons: H. Yamada, Oki Electric Industry Co., Ltd.
K. Yang, University of California

- | | |
|---|--|
| 13-1 0.0234mm²/1mW DCO Based Clock/Data Recovery for Gbit/s Applications | 132 |
| | K.-H. Chao, P.-Y. Wang and T.-H. Hsu |
| 13-2 Precursor ISI Reduction in High-Speed I/O | 134 |
| | J. Ren, H. Lee, Q. Lin, B. Leibowitz, E.-H. Chen, D. Oh,
F. Lambrecht, V. Stojanović, C.-K.K. Yang and J. Zerbe |
| 13-3 A 8-Gbps Low-Latency Multi-Drop On-Chip Transmission Line Interconnect with 1.2-mW Two-Way Transceivers | 136 |
| | H. Ito, M. Kimura, K. Okada and K. Masu |
| 13-4 1 Gbit/s Bidirectional Full-Wire Rate Communication LSI for Residential Gateways | 138 |
| | Y. Nishida, K. Kawai, K. Koike, K. Oyama, T. Hayashi and H. Nouchi |

Session 14: Sensors and Display [Shunju III]

Chairpersons: K. Tani, Sanyo Electric Co., Ltd.
T. Blalock, University of Virginia

- | | |
|--|--|
| 14-1 A 200-μV/e⁻ CMOS Image Sensor with 100-ke⁻ Full Well Capacity | 142 |
| | S. Adachi, W. Lee, N. Akahane, H. Oshikubo, K. Mizobuchi and S. Sugawa |
| 14-2 A Single-Photon Avalanche Diode Imager for Fluorescence Lifetime Applications | 144 |
| | D.E. Schwartz, E. Charbon and K.L. Shepard |
| 14-3 A CMOS Readout Circuit for Silicon Resonant Accelerometer with 32-ppb Bias Stability | 146 |
| | L. He, Y.P. Xu and M. Palaniapan |
| 14-4 A Class AB Amplifier for LCD Driver | 148 |
| | R. Ito, T. Itakura and H. Minamizaki |

Session 15: Low Power Circuit Techniques [Shunju I]

Chairpersons: T. Shiota, Fujitsu Laboratories Ltd.
K. Shepard, Columbia University

- 15-1 Performance and Variability Optimization Strategies in a Sub-200mV, 3.5pJ/inst, 11nW Subthreshold Processor** 152
S. Hanson, B. Zhai, M. Seok, B. Cline, K. Zhou, M. Singhal, M. Minuth,
J. Olson, L. Nazhandali, T. Austin, D. Sylvester and D. Blaauw
- 15-2 A 85mV 40nW Process-Tolerant Subthreshold 8x8 FIR Filter in 130nm Technology** 154
M.-E. Hwang, A. Raychowdhury, K. Kim and K. Roy
- 15-3 An Optimal Supply Voltage Determiner Circuit for Minimum Energy Operations** 156
Y. Ikenaga, M. Nomura, Y. Nakazawa and Y. Hagihara
- 15-4 Skew-Tolerant Global Synchronization Based on Periodically All-in-Phase Clocking for Multi-Core SOC Platforms** 158
A. Shibayama, K. Nose, S. Torii, M. Mizuno and M. Edahiro

Session 16: Clock Generators and Time-to-Digital Converters [Shunju II]

Chairpersons: K. Tani, Sanyo Electric Co., Ltd.
B. Nauta, University of Twente

- 16-1 Timing Orthogonal Capacitance Multiplication Technique for PLL** 162
P.-Y. Wang, S.-P. Chen and P. Chen
- 16-2 A 0.5-V 1.9-GHz Low-Power Phase-Locked Loop in 0.18- μ m CMOS** 164
H.-H. Hsieh, C.-T. Lu and L.-H. Lu
- 16-3 A Low Jitter 1.6 GHz Multiplying DLL Utilizing a Scrambling Time-to-Digital Converter and Digital Correlation** 166
B.M. Helal, M.Z. Straayer, G.-Y. Wei and M.H. Perrott
- 16-4 A 9b, 1.25ps Resolution Coarse-Fine Time-to-Digital Converter in 90nm CMOS that Amplifies a Time Residue** 168
M. Lee and A.A. Abidi

Session 17: MM-Wave Building Blocks [Shunju III]

Chairpersons: H. Ishikuro, Keio University
F. Dai, Auburn University

- 17-1 A 60-GHz CMOS Receiver with Frequency Synthesizer** 172
T. Mitomo, R. Fujimoto, N. Ono, R. Tachibana, H. Hoshino, Y. Yoshihara, Y. Tsutsumi and I. Seto
- 17-2 A 75GHz PLL Front-End Integration in 65nm SOI CMOS Technology** 174
D. Kim, J. Kim, J.-O. Plouchart, C. Cho, D. Lim, W. Li and R. Trzcinski
- 17-3 76GHz CMOS Voltage-Controlled Oscillator with 7% Frequency Tuning Range** 176
K. Ishibashi, M. Motoyoshi, N. Kobayashi and M. Fujishima
- 17-4 A 63-GHz Voltage-Controlled Oscillator in 0.18- μ m CMOS** 178
H.-H. Hsieh and L.-H. Lu

Session 18: Dynamic & Nonvolatile Memories [Shunju I]

Chairpersons: C. Kim, Samsung Electronics Co., Ltd.
H. Pon, Intel Corp.

- 18-1 A 1.5V, 1.6Gb/s/pin, 1Gb DDR3 SDRAM with an Address Queuing Scheme and Bang-Bang Jitter Reduced DLL Scheme** 182
Y.K. Kim, B.H. Jeong, Y.J. Jeon, N.W. Heo, S.B. Chang, H.G. Jung, D.Y. Kim,
H.J. Chung, C.S. Kim, S.B. Ko, K.H. Kyung, J.H. Yoo and S.I. Cho
- 18-2 Processor-Based Built-in Self-Optimizer for 90nm Diode-Switch PRAM** 184
K. Sohn, H. Kim, J. Yoo, J.-H. Woo, S.-J. Lee, W.-Y. Cho, B.-T. Lim,
B.-G. Choi, C.-S. Kim, C.-K. Kwak, C.-H. Kim and H.-J. Yoo
- 18-3 Time Discrete Voltage Sensing and Iterative Programming Control for a 4F² Multilevel CBRAM** 186
P. Schrögmeier, M. Angerbauer, S. Dietrich, M. Ivanov, H. Hönigschmid,
C. Liaw, M. Markert, R. Symanczyk, L. Altimime, S. Bournat and G. Müller

- 18-4 A Zeroing Cell-to-Cell Interference Page Architecture with Temporary LSB Storing Program Scheme for Sub-40nm MLC NAND Flash Memories and Beyond** 188
K.-T. Park, M. Kang, D. Kim, S. Hwang, Y.-T. Lee, C. Kim and K. Kim
- 18-5 A 70nm 16Gb 16-Level-Cell NAND Flash Memory** 190
N. Shibata, H. Maejima, K. Isobe, K. Iwasa, M. Nakagawa, M. Fujiu, T. Shimizu, M. Honma, S. Hoshi, T. Kawaai, K. Kanebako, S. Yoshikawa, H. Tabata, A. Inoue, T. Takahashi, T. Shano, Y. Komatsu, K. Nagaba, M. Kosakai, N. Motohashi, K. Kanazawa, K. Imamiya and H. Nakai

Session 19: Nyquist Data Converters [Shunju II]

Chairpersons: M. Song, Dongguk University
T. Kwan, Broadcom Corp.

- 19-1 A 2.5mW 80dB DR 36dB SNDR 22MS/s Logarithmic Pipeline ADC** 194
J. Lee, S. Park, J. Kang, J.-s. Seo, J. Anders and M. Flynn
- 19-2 A 14b Low-power Pipeline A/D Converter Using a Pre-charging Technique** 196
K. Honda, Z. Liu, M. Furuta and S. Kawahito
- 19-3 A 90nm CMOS 0.28mm² 1V 12b 40MS/s ADC with 0.39pJ/Conversion-Step** 198
K.-J. Lee, E.-S. Shin, H.-S. Yang, J.-H. Kim, P.-U. Ko, I.-R. Kim, S.-H. Lee, K.-H. Moon and J.-W. Kim
- 19-4 A 150MS/s 14-bit Segmented DEM DAC with Greater than 83dB of SFDR Across the Nyquist Band** 200
K.L. Chan, J. Zhu and I. Galton
- 19-5 A 0.5V 8bit 10Msps Pipelined ADC in 90nm CMOS** 202
J. Shen and P. Kinget

Session 20: Tuners / Receiver and RF Test [Shunju III]

Chairpersons: M. Ugajin, NTT
M. Huang, Freescale Semiconductor Inc.

- 20-1 0.13 μ CMOS Hybrid TV Tuner Using a Calibrated Image and Harmonic Rejection Mixer** 206
A. Maxim, R. Johns and S. Dupue
- 20-2 A Fully Integrated Low-IF Image Reject Receiver for T-DMB and DAB Applications** 208
K. Lim, S. Min, M.-W. Hwang, S. Lee, T.-J. Kim, S. Beck, S. Ock, J.-C. Lee, H. Jung, S. Hong, M. Ahn, H. Song, S. Shin, S. Lee, S. Yoo, J. Kim and S. Han
- 20-3 Zero-Second-IF SiGe BiCMOS Satellite Radio Tuner Using a Dual RF/IF AGC Loop** 210
A. Maxim, M. Gheorge and C. Turinici
- 20-4 A 0.016mm², 2.4GHz RF Signal Quality Measurement Macro for RF Test and Diagnosis** 212
K. Nose and M. Mizuno

Session 21: Processors for Mobile Applications [Shunju I]

Chairpersons: H. Kabuo, Matsushita Electric Industrial Co., Ltd.
B. Nikolic, University of California

- | | | |
|-------------|--|------------|
| 21-1 | Homogenous Dual-Processor Core with Shared L1 Cache for Mobile Multimedia SoC | 216 |
| | M. Nakajima, T. Yamamoto, M. Yamasaki, K. Kaneko and T. Hosoki | |
| 21-2 | An 8.6mW 12.5Mvertices/s 800MOPS 8.91mm² Stream Processor Core for Mobile Graphics and Video Applications | 218 |
| | Y.-M. Tsao, C.-H. Chang, Y.-C. Lin, S.-Y. Chien and L.-G. Chen | |
| 21-3 | A 152mW Mobile Multimedia SoC with Fully Programmable 3D Graphics and MPEG4/H.264/JPEG | 220 |
| | J.-H. Woo, J.-H. Sohn, H. Kim, J. Jeong, E. Jeong, S.J. Lee and H.-J. Yoo | |
| 21-4 | 2.8 to 67.2mW Low-Power and Power-Aware H.264 Encoder for Mobile Applications | 222 |
| | T.-C. Chen, Y.-H. Chen, C.-Y. Tsai, S.-F. Tsai, S.-Y. Chien and L.-G. Chen | |
| 21-5 | A 65-nm Mobile Multimedia Applications Processor with an Adaptive Power Management Scheme to Compensate for Variations | 224 |
| | H. Mair, A. Wang, G. Gammie, D. Scott, P. Royannez, S. Gururajaroo, M. Chau, R. Lagerquist, L. Ho, M. Basude, N. Culp, A. Sadate, D. Wilson, F. Dahan, J. Song, B. Carlson and U. Ko | |

Session 22: Advanced DLL and PLLs [Shunju II]

Chairpersons: M. Nagata, Kobe University
S. Tam, Intel Corp.

- | | | |
|-------------|--|------------|
| 22-1 | Multiphase-Output Level Shift System used in Multiphase PLL for Low Power Application | 228 |
| | A. Matsumoto, S. Sakiyama, Y. Tokunaga, T. Morie and S. Dosho | |
| 22-2 | A Fully Integrated 36MHz to 230MHz Multiplying DLL with Adaptive Current Tuning | 230 |
| | K.-J. Hsiao and T.-C. Lee | |
| 22-3 | A PVT Tolerant PLL with On-Chip Loop-Transfer-Function Calibration Circuit | 232 |
| | M. Kondou and T. Mori | |
| 22-4 | A Dual PFD Phase Rotating Multi-Phase PLL for 5Gbps PCI Express Gen2 Multi-Lane Serial Link Receiver in 0.13um CMOS | 234 |
| | S. Kim, D. Lee, Y.-S. Park, Y. Moon and D. Shim | |

Session 23: Oversampled Data Converters [Shunju III]

Chairpersons: M. Ito, Renesas Technology Corp.
L. Breems, NXP Semiconductors

- | | | |
|-------------|---|------------|
| 23-1 | A 1.2-V 77-dB 7.5-MHz Continuous-Time/Discrete-Time Cascaded $\Sigma\Delta$ Modulator | 238 |
| | S.D. Kulchycki, R. Trofin, K. Vleugels and B.A. Wooley | |
| 23-2 | A Low Power Sigma-Delta Modulator Using Class-C Inverter | 240 |
| | Y. Chae and G. Han | |
| 23-3 | A Split 2-0 MASH with Dual Digital Error Correction | 242 |
| | Z. Zhang, J. Steensgaard, G.C. Temes and J.-y. Wu | |
| 23-4 | A High-Resolution Low-Power Oversampling ADC with Extended-Range for Bio-Sensor Arrays | 244 |
| | A. Agah, K. Vleugels, P.B. Griffin, M. Ronaghi, J.D. Plummer and B.A. Wooley | |
| 23-5 | A 10-Bit 20MHz 38mW 950MHz CT $\Sigma\Delta$ ADC with a 5-Bit Noise-Shaping VCO-Based Quantizer and DEM Circuit in 0.13u CMOS | 246 |
| | M.Z. Straayer and M.H. Perrott | |

Session 24: Embedded SRAMs [Shunju I]

Chairpersons: T. Sekiguchi, Hitachi Ltd.
V. De, Intel Corp.

- 24-1 6.6+ GHz Low Vmin, Read and Half Select Disturb-Free 1.2 Mb SRAM** **250**
R. Joshi, R. Houle, K. Batson, D. Rodko, P. Patel, W. Huott,
R. Franch, Y. Chan, D. Plass, S. Wilson and P. Wang
- 24-2 A 5.3GHz 8T-SRAM with Operation Down to 0.41V in 65nm CMOS** **252**
L. Chang, Y. Nakamura, R.K. Montoye, J. Sawada, A.K. Martin, K. Kinoshita, F.H. Gebara,
K.B. Agarwal, D.J. Acharyya, W. Haensch, K. Hosokawa and D. Jamsek
- 24-3 A 45nm 2port 8T-SRAM Using Hierarchical Replica Bitline Technique with Immunity from Simultaneous R/W Access Issues** **254**
S. Ishikura, M. Kurumada, T. Terano, Y. Yamagami, N. Kotani, K. Satomi, K. Nii, M. Yabuuchi,
Y. Tsukamoto, S. Ohbayashi, T. Oashi, H. Makino, H. Shinohara and H. Akamatsu
- 24-4 An Area-Conscious Low-Voltage-Oriented 8T-SRAM Design Under DVS Environment** **256**
Y. Morita, H. Fujiwara, H. Noguchi, Y. Iguchi, K. Nii, H. Kawaguchi and M. Yoshimoto

Session 25: Frequency Synthesizer [Shunju II]

Chairpersons: H. Ishikuro, Keio University
C.M. Hung, Texas Instruments, Inc.

- 25-1 Fast-locking Hybrid PLL Synthesizer Combining Integer & Fractional Divisions** **260**
K. Woo, Y. Liu and D. Ham
- 25-2 A CMOS $\Delta\Sigma$ Fractional-N Frequency Synthesizer with Quantization Noise Pushing Technique** **262**
Y.-C. Yang and S.-S. Lu
- 25-3 A 21-GHz Fractional-N Synthesizer in 130-nm CMOS** **264**
Y. Ding and K.K. O
- 25-4 A Wide Locking Range and Low Power V-band Frequency Divider in 90nm CMOS** **266**
Q. Gu, Z. Xu and M.-C.F. Chang

Session 26: High Bit Rate Wireline [Shunju III]

Chairpersons: H. Yamada, Oki Electric Industry Co., Ltd.
A. Maxim, Silicon Laboratories, Inc.

- 26-1 A Scalable 5-15Gbps, 14-75mW Low Power I/O Transceiver in 65nm CMOS** **270**
G. Balamurugan, J. Kennedy, G. Banerjee, J.E. Jaussi, M. Mansuri,
F. O'Mahony, B. Casper and R. Mooney
- 26-2 An 11 Gb/s 2.4 mW Half-Rate Sampling 2-Tap DFE Receiver in 65nm CMOS** **272**
A. Rylyakov
- 26-3 A Jitter-Tolerance-Enhanced CDR Using a GDCO-Based Phase Detector** **274**
C.-F. Liang, S.-C. Hwu and S.-I. Liu
- 26-4 18Gb/s Optical IO: VCSEL Driver and TIA in 90nm CMOS** **276**
A. Kern, A. Chandrakasan and I. Young