

# **2007 IEEE International SOI Conference Proceedings**

**Indian Wells, CA  
1-4 October 2007**



<b>IEEE Catalog Number:</b>	<b>CFP07SOI-PRT</b>
<b>ISBN 10:</b>	<b>1-4244-0879-2</b>
<b>ISBN 13:</b>	<b>978-1-4244-0879-5</b>

# Table of Contents

<b>45 nm SOI and Beyond - Getting to a General Purpose Technology .....</b>	<b>1</b>
<i>Subramanian S. Iyer, Edward J. Nowak</i>	
<b>SOI based technology for Smart Power applications .....</b>	<b>5</b>
<i>P. J. J. Wessels</i>	
<b>Analog and RF SOI Circuits for Low Power and Harsh Environment Applications.....</b>	<b>8</b>
<i>Laurent Demeüs, Vincent Dessard, Pierre Delatte, Gonzalo Picùn</i>	
<b>High Performance NMOS Transistors for 45nm SOI Technologies .....</b>	<b>13</b>
<i>Xiang-Zheng Bo, Laegu Kang, T. Luo, K. Junker, S. Zollner, G. Spencer, V. Kolagunta, J. Cheek</i>	
<b>An Embedded Silicon-Carbon S/D Stressor CMOS Integration on SOI with Enhanced Carbon Incorporation by Laser Spike Annealing.....</b>	<b>15</b>
<i>P. Grudowski, V. Dhandapani, S. Zollner, D. Goedeke, K. Loiko, D. Tekleab, V. Adams, G. Spencer, H. Desjardins, L. Prabhu, R. Garcia, M. Foisy, D. Theodore, M. Bauer, D. Weeks, S. Thomas, A. Thean, B. White</i>	
<b>High hole mobility GeOI pMOSFETs with high-k / metal gate on Ge condensation wafers.....</b>	<b>17</b>
<i>L. Clavelier, J. F. Damlencourt, C. Le Royer, B. Vincent, Y. Morand, Y. Campidelli, J. M. Hartmann, E. Martinez, Q. T. Nguyen, S. Cristoloveanu, S. Deleonibus</i>	
<b>Characteristic Study of SOI eSiGe Techonology .....</b>	<b>19</b>
<i>D. Zhang, L. Kang, D. Goedeke, A. Nagy, V. Dhandapani, J. Hildreth, C. C. Fu, T. Kropewnicki, M. Jahanbani, H. Martinez, R. Noble, D. Eades, B. Y. Nguyen, V. Kolagunta, M. Hall, J. Cheek, S. Venkatesan</i>	
<b>Silicon Superlattice on SOI for High Mobility and Reduced Leakage.....</b>	<b>21</b>
<i>Robert J. Mears, Marek Hytha, Ilija Dukovski, Augustin Yiptong, Xiangyang Huang, Samed Halilov, Andi Broka, Robert J. Stephenson, Vivek Rao, Douglas R. Webb, Rajesh Prasad, Scott A. Kreps</i>	
<b>Modeling and Simulation of Poly-Space Effects in Uniaxially-Strained Etch Stop Layer Stressors.....</b>	<b>23</b>
<i>Lixin Ge, Vance Adams, Konstantin Loiko, Daniel Tekleab, Xiang-Zheng Bo, Mark Foisy, Venkat Kolagunta, Surya Veeraraghavan</i>	
<b>Multi-Gate SOI MOSFET Operations in Harsh Environments.....</b>	<b>25</b>
<i>W. Xiong, C. R. Cleavelin, C. H. Hsu, M. Ma, T. Schulz, K. Schrufer, P. Patrino, J. P. Colinge</i>	
<b>Threshold voltage modulation in FinFET devices through Arsenic Ion Implantation into TiN/HfSiON gate stack .....</b>	<b>27</b>
<i>L. Witters, N. J. Son, I. Ferain, T. San, R. Singanamalla, C. Kerner, N. Collaert, K. De Meyer, M. Jurczak</i>	
<b>Insights into Gate–Underlap Design in FinFETs for Ultra—Low Voltage Analog Performance .....</b>	<b>29</b>
<i>Abhinav Kranti, G. Alastair Armstrong</i>	
<b>Influence of Fluorine Implant on Threshold Voltage for Metal Gate FDSOI and MuGFET.....</b>	<b>31</b>
<i>W. Xiong, C. H. Hsu, C. R. Cleavelin, M. Ma, P. Patrino, C-W. Lee, R. Yan, D. Lederer, A. Afzalian, J. P. Colinge</i>	
<b>Analysis of the FinFET parasitics for improved RF performances .....</b>	<b>33</b>
<i>B. Parvais, M. Dehan, V. Subramanian, A. Mercha, K. Tamer San, M. Jurczak, G. Groeseneken, W. Sansen, S. Decoutere</i>	
<b>Evaluation of FinFET RF Building Blocks.....</b>	<b>35</b>
<i>G. Knoblinger, M. Fulde, D. Siprak, U. Hodel, K. Von Arnim, Th. Schulz, C. Pacha, U. Baumann, A. Marshall, W. Xiong, C. R. Cleavelin, P. Patrino, K. Schrufer</i>	
<b>Analog Operation of Uniaxially Strained FD SOI nMOSFETs in Cryogenic Temperatures.....</b>	<b>37</b>
<i>M. de Souza, M. A. Pavanello, J. A. Martino, E. Simoen, C. Claeys</i>	
<b>Accurate Modeling and Analysis of Currents in Trapezoidal FinFET Devices .....</b>	<b>39</b>
<i>R. Rao, A. Bansal, J. Kim, K. Roy, C. T. Chuang</i>	

# Table of Contents

<b>Evaluation and Optimization of FinFET Quantization Error in Porting a Design from Planar Silicon Technology .....</b>	<b>41</b>
<i>R. Rao, J. Kim, C. T. Chuang</i>	
<b>Study of Fin Profiles and MuGFETs built on SOI Wafers with a Nitride-Oxide Buried Layer (NO<sub>x</sub>-BL) as the Buried Insulator Layer .....</b>	<b>43</b>
<i>Paul Patrino, Marek Kostrzewa, Karine Landry, Weize Xiong, C. Rinn Cleavelin, Che-Hua Hsu, Mike Ma, Jean-Pierre Colinge</i>	
<b>Measurement of Thermal Time Constant in 65-nm PD-SOI Technology with Sub-ns Resolution .....</b>	<b>45</b>
<i>Mark B. Ketchen, Kai Xiu, Manjul Bhushan</i>	
<b>Modeling and Implementation of Subthreshold Characteristics of Accumulation-Mode MOSFETs for Various SOI Layer Thickness and Impurity Concentrations.....</b>	<b>47</b>
<i>R. Kuroda, A. Teramoto, W. Cheng, S. Sugawa, T. Ohmi</i>	
<b>Technology-Based Figure of Merit (FOM) for High Voltage LDMOSFETs ,, Proof of Value of SOI in Power ICs .....</b>	<b>49</b>
<i>M. M. Iqbal, F. Udre</i>	
<b>Geometric Magnetoresistance and Mobility Behavior in Single-Gate and Double-Gate SOI Devices .....</b>	<b>51</b>
<i>N. Rodriguez, L. Donetti, F. Gámiz, S. Cristoloveanu</i>	
<b>RF Power NLDMOS Technology Transfer Strategy from the 130nm to the 65nm node on thin SOI.....</b>	<b>53</b>
<i>O. Bon, O. Gonnard, L. Boissonnet, F. Dieudonné, S. Haendler, C. Raynaud, F. Morancho</i>	
<b>Gate-Controlled Bipolar Action in Ultrathin-Body Dynamic-Threshold SOI MOSFET .....</b>	<b>55</b>
<i>Y. Omura, T. Tochio</i>	
<b>Low-Temperature Behavior Simulations of Phonon-Limited Electron Mobility for Sub-10-nm-Thick SOI MOSFET with (111) or (001) Si Surface Channel .....</b>	<b>57</b>
<i>Tsuyoshi Yamamura, Shingo Sato, Yasuhisa Omura</i>	
<b>Design Optimization of a 35nm Independently-Double-Gated Flexfet SOI Transistor .....</b>	<b>59</b>
<i>R. S. Chintala, S. Vootkuri, S. A. Parke</i>	
<b>Effects of High Temperature Anneals and 60Co Gamma Ray Irradiation on Strained Silicon-on-Insulator (sSOI).....</b>	<b>61</b>
<i>K. Park, M. Canonico, G. K. Celler, M. Seacrist, J. Chan, J. Gelpy, K. E. Holbert, S. Nakagawa, M. Tajima, D. K. Schroder</i>	
<b>Circuit Performance Optimization in Advanced PD-SOI CMOS Development.....</b>	<b>63</b>
<i>W. T. Chiang, Y. T. Huang, P. W. Liu, C. H. Wu, C. M. Su, Y. S. Huang, C. H. Tsai, Y. Laplanche, J.-L. Pelloie, C. T. Tsai, G. H. Ma</i>	
<b>Dual Silicide SOI CMOS Integration with Low-Resistance PtSi PMOS Contacts .....</b>	<b>65</b>
<i>Stefan Zollner, Paul Grudowski, Aaron Thean, Dharmesh Jawarani, Gauri Karve, Ted White, Scott Bolton, Heather Desjardins, Murshed Chowdhury, Kyuhwan Chang, Mo Jahanbani, R. Noble, L. Lovejoy, M. Rossow, Dean Denning, D. Goedeke, S. Filipiak, R. Garcia, M.</i>	
<b>A Plasma Damage Mitigation Concept for SOI Technologies: Lightning Rods .....</b>	<b>67</b>
<i>Mario M. Pelella, Darin Chan, Stephan Kruegel, Kai Frohberg, Jason Rivers, Thomas Heller, Ralf Richter, Norma Rodriguez, Rich Klein, J. R. Zhou, David Eppes, Mike Leary, Stephen Hale, Date Noorlag, Larry Bullard, Peter Huebler, Stefan Schüler, Andreas Dre</i>	
<b>65nm CMOS BULK to SOI comparison.....</b>	<b>69</b>
<i>J. L. Pelloie, Y. Laplanche, T. F. Chen, Y. T. Huang, P. W. Liu, W. T. Chiang, M. Y. T. Huang, C. H. Tsai, Y. C. Cheng, C. T. Tsai, G. H. Ma</i>	
<b>NBTI and Concurrent HCI-NBTI Degradation of 65 nm SOI PMOSFETs .....</b>	<b>71</b>
<i>Rahul Mishra, Souvick Mitra, Robert Gauthier, Dimitris E. Ioannou</i>	

# Table of Contents

<b>High performance, highly reliable FD/SOI I/O MOSFETs in contemporary high-performance PD/SOI CMOS .....</b>	<b>73</b>
<i>V. P. Trivedi, B. Winstead, P. Choi, L. Kang, T. Luo, M. Khazhinsky, A. Haggag, S. Parsons, H. Sanchez, M. Moosa, V. Kolagunta, J. Cheek</i>	
<b>Scaling Three Dimensional SOI Integrated Circuit Technology .....</b>	<b>75</b>
<i>C. K. Chen, K. Warner, D. R. W. Yost, J. M. Knecht, V. Suntharalingam, C. L. Chen, J. A. Burns, C. L. Keast</i>	
<b>Thermal Modeling and Device Noise Properties of 3D-SOI Technology .....</b>	<b>77</b>
<i>Tze Wee Chen, Jung Hoon Chun, Yi-chang Lu, Reza Navid, Wei Wang, Robert W. Dutton</i>	
<b>Thermal Effects of Three Dimensional Integrated Circuit Stacks .....</b>	<b>79</b>
<i>C. L. Chen, C. K. Chen, J. A. Burns, D-R Yost, K. Warner, J. M. Knecht, P. W. Wyatt, D. A. Shibles, C. L. Keast</i>	
<b>3D stacked channels: how series resistances can limit 3D devices performance .....</b>	<b>81</b>
<i>E. Bernard, T. Ernst, B. Guillaumot, N. Vulliet, V. Maffini-Alvaro, F. Andrieu, G. LeCarval, P. Rivallin, C. Vizioz, Y. Campidelli, O. Kermarrec, J.M. Hartmann, S. Borel, V. Delaye, A. Pouydebasque, A. Souifi, P. Coronel, T. Skotni, S. Deleonibus</i>	
<b>Stacked Nanowires <math>\Phi</math>-FET with Independent Gates: A Novel Device for Ultra-dense Low-Power Applications.....</b>	<b>83</b>
<i>C. Dupré, T. Ernst, C. Arvet, F. Aussenac, S. Deleonibus, G. Ghibaudo</i>	
<b>Deep-Trench Process Technology for Three-Dimensionally Integrated SOI-Based Image Sensors.....</b>	<b>85</b>
<i>D. J. Young, J. M. Knecht, D. D. Rathman, K. Warner, D-R. Yost, K. Newcomb, V. Suntharalingam</i>	
<b>Innovative Approach to drive Floating Body Z-RAM® Embedded Memory to 32 nm and beyond .....</b>	<b>87</b>
<i>David Fisch</i>	
<b>Analysis of Sensing margin in Silicon-On-ONO (SOONO) Device for the Capacitor,,less RAM Applications.....</b>	<b>89</b>
<i>Eun Jung Yun, Ho Ju Song, Sung In Hong, Sung Hwan Kim, Yong Lack Choi, Hyun jun Bae, Na Young Kim, Chang Woo Oh, Dong-Won Kim, Donggun Park</i>	
<b>A Novel Two-Transistor Floating-Body Memory Cell .....</b>	<b>91</b>
<i>J. G. Fossum, Z. Lu, W. Zhang, V. P. Trivedi, L. Mathew, M. Sadd</i>	
<b>Optimizing Floating Body Effect &amp; AC performance in 65nm PD-SOI CMOS.....</b>	<b>93</b>
<i>R. M. Huang, T. F. Chen, S. F. Hong, Y. H. Lin, T. L. Tsai, E. C. Liu, C. W. Yang, Y. S. Hsieh, Y. T. Huang, J.-L. Pelloie, C. T. Tsai, G. H. Ma</i>	
<b>SOI Devices and Ring Oscillators on Thin Dielectric Membranes For Pressure Sensing Applications .....</b>	<b>95</b>
<i>B. Olbrechts, B. Rue, G. Rinaldi, I. Stiharu, D. Flandre, J. P. Raskin</i>	
<b>A SOI CMOS Smart High-Temperature Sensor .....</b>	<b>97</b>
<i>B. Rue, D. Flandre</i>	
<b>Novel Silicon-on-SiC Substrate with Superior Thermal and RF Performance.....</b>	<b>99</b>
<i>J. Olsson, Ö. Vallin, G. Sjöblom, H. Norström, U. Smith, L. Vestling, S. Berg</i>	
<b>On the design of 60 GHz integrated antennas on 0.13 <math>\mu</math>m SOI technology .....</b>	<b>101</b>
<i>M. H. Barakat, F. Ndagijimana, C. Delaveaud</i>	
<b>Integrated Inductors in HR SOI CMOS technologies: on the economic advantage of SOI technologies for the integration of RF applications .....</b>	<b>103</b>
<i>F. Ganesello, D. Gloria, C. Raynaud, S. Montusclat, S. Boret, P. Touret</i>	
<b>High Temperature Antenna Switches in 130 nm SOI Technology.....</b>	<b>105</b>
<i>M. Emam, M. El Kaamouchi, M. Si Moussa, J.-P. Raskin, D. Vanhoenacker-Janvier</i>	
<b>Millimeter wave design with 65 nm LP SOI HR CMOS technology.....</b>	<b>107</b>
<i>B. Martineau, S. Douyere, A. Cathelin, F. Danneville, C. Raynaud, G. Dambrine, S. Lepilliet, F. Ganesello, D. Belot</i>	

# Table of Contents

<b>Linear cellular antenna switch for highly-integrated SOI front-end</b> .....	109
<i>Tom McKay, Mike Carroll, Julio Costa, Christian Iversen, Dan Kerr, Yiorgo Remoundos</i>	
<b>Physical IP for SOI design infrastructure</b> .....	111
<i>Jean-Luc Pelloie</i>	
<b>Experimental Hardware Calibrated Compact Models for 50nm n-channel FinFETs</b> .....	113
<i>Jooyoung Song, Bo Yu, W. Xiong, C. H. Hsu, C. R. Cleavelin, M. Ma, P. Patruno, Yuan Taur</i>	
<b>Wide-Band Simulation and Characterization of Digital Substrate Noise in SOI Technology</b> .....	115
<i>D. Bol, R. Ambroise, C. Roda Neve, J.-P. Raskin, D. Flandre</i>	
<b>Discrete Dopant Induced Characteristic Fluctuations in 16nm Multiple-Gate SOI Devices</b> .....	117
<i>Yiming Li, Chih-Hong Hwang, Hsuan-Ming Huang, Ta-Ching Yeh</i>	
<b>A Quantum Definition of Threshold Voltage in MuGFETs</b> .....	119
<i>Se Re Na Yun, Chong Gun Yu, Jong Tae Park, Chi-Woo Lee, D. Lederer, A. Afzalian, Ran Yan, J. P. Colinge</i>	
<b>Metal Gate Technology using a Dy<sup>2</sup>O<sup>3</sup> Dielectric Cap Approach for multiple-VT in NMOS FinFETs</b> .....	121
<i>I. Ferain, N. J. Son, L. Witters, N. Collaert, B. Onsia, B. Kaczer, T. Kauerauf, C. Adelman, P. Favia, O. Richard, H. Bender, S. Van Elshocht, P. Lehnen, K. T. San, K. De Meyer, S. Biesemans, M. Jurczak</i>	
<b>A Ta/Mo Interdiffusion Gate Technology for Dual Metal Gate-First FinFET Fabrication</b> .....	123
<i>T. Matsukawa, K. Endo, Y. X. Liu, S. O'uchi, Y. Ishikawa, H. Yamauchi, J. Tsukada, K. Ishii, M. Masahara, K. Sakamoto, E. Suzuki</i>	
<b>Suppression of Electron Mobility Degradation in (100)-Oriented Double-Gate Ultra-Thin Body nMOSFETs with SOI Thickness of Less Than 2 nm</b> .....	125
<i>Ken Shimizu, Toshiro Hiramoto</i>	
<b>Flexfet: Independently-Double-Gated SOI Transistor With Variable Vt and 0.5V Operation Achieving Near Ideal Subthreshold Slope</b> .....	127
<i>D. Wilson, R. Hayhurst, A. Oblea, S. Parke, D. Hackler</i>	
<b>Operation of a Work Function Type SOI Temperature Sensor up to 250 °C</b> .....	129
<i>K. Sakurano, H. Katoh, Y. J. Chun, H. Watanabe</i>	
<b>A Very Sensitive Pressure Sensor on a SOI-on-Cavity Substrate</b> .....	131
<i>A. M. Wu, J. Chen, X. Wang</i>	