

IEEE/ACM International Conference on Computer-Aided Design Digest of Technical Papers

**San Jose, CA
4-8 November 2007**

Volume 1 of 2



IEEE Catalog Number:	CFP07CAD-PRT
ISBN 10:	1-4244-1381-8
ISBN 13:	978-1-4244-1381-2

Table of Contents

A Fast and High-Capacity Electromagnetic Solution for High-Speed IC Design	1
<i>Houle Gan, Dan Jiao</i>	
Impedance Extraction for 3-D Structures with Multiple Dielectrics using Preconditioned Boundary Element Method	7
<i>Yang Yi, Peng Li, Vivek Sarin, Weiping Shi</i>	
Statistical Analysis of RF Circuits using Combined Circuit Simulator-Full Wave Field Solver Approach	11
<i>Arun V. Sathanur, Ritochit Chakraborty, Vikram Jandhyala</i>	
Slot Allocation using Logical Networks for TDM Virtual-Circuit Configuration for Network-on-Chip	18
<i>Zhonghai Lu, Axel Jantsch</i>	
Run-Time Adaptive On-Chip Communication Scheme	26
<i>Mohammad Abdullah Al Faruque, Thomas Ebi, Jörg Henkel</i>	
Using Functional Independence Conditions to Optimize the Performance of Latency-Insensitive Systems	32
<i>Cheng-Hong Li, Luca P. Carloni</i>	
A Geometric Approach for Early Power Grid Verification using Current Constraints	40
<i>Imad A. Ferzli, Farid N. Najm, Lars Kruse</i>	
Stochastic Extended Krylov Subspace Method for Variational Analysis of On-chip Power Grid Networks	48
<i>Ning Mi, Sheldon X.-O. Tan, Pu Liu, Jian Cui, Yici Cai, Xianlong Hong</i>	
Parallel Domain Decomposition for Simulation of Large-Scale Power Grids	54
<i>Kai Sun, Quming Zhou, Kartik Mohanram, Denny C. Sorensen</i>	
Fast Exact Toffoli Network Synthesis of Reversible Logic	60
<i>Robert Wille, Daniel Große</i>	
A Novel Synthesis Algorithm for Reversible Circuits	65
<i>Mehdi Saeedi, Mehdi Sedighi, Morteza Saheb Zamani</i>	
Checking Equivalence of Quantum Circuits and States	69
<i>George F. Viamontes, Igor L. Markov, John P. Hayes</i>	
A Self-Adjusting Clock Tree Architecture to Cope with Temperature Variations	75
<i>Jieyi Long, Ja Chun Ku, Seda Ogrenci Memik, Yehea Ismail</i>	
Exploiting STI Stress for Performance	83
<i>Andrew B. Kahng, Puneet Sharma, Rasit O. Topaloglu</i>	
Automating Post-Silicon Debugging and Repair	91
<i>Kai-hui Chang, Igor L. Markov, Valeria Bertacco</i>	
Practical Method for Obtaining a Feasible Integer Solution in Hierarchical Layout Optimization	99
<i>Xiaoping Tang, Xin Yuan, Michael S. Gray</i>	
Monte-Carlo Driven Stochastic Optimization Framework for Handling Fabrication Variability	105
<i>Vishal Khandelwal, Ankur Srivastava</i>	
Gate Sizing By Lagrangian Relaxation Revisited	111
<i>Jia Wang, Debasish Das, Hai Zhou</i>	
An Efficient Algorithm for Statistical Circuit Optimization using Lagrangian Relaxation	119
<i>I-Jye Lin, Yao-Wen Chang</i>	
Unified Adaptivity Optimization of Clock and Logic Signals	125
<i>Shiyan Hu, Jiang Hu</i>	
Incremental Component Implementation Selection: Enabling ECO in Compositional System Synthesis	131
<i>Soheil Ghiasi</i>	

Table of Contents

Exploiting Hierarchy and Structure to Efficiently Solve Graph Coloring as SAT	135
<i>Miroslav N. Velev</i>	
Finding Linear Building-Blocks for RTL Synthesis of Polynomial Datapaths with Fixed-Size Bit-Vectors.....	143
<i>Sivaram Gopalakrishnan, Priyank Kalla, M. Brandon Meredith, Florian Enescu</i>	
Enhancing Design Robustness with Reliability-Aware Resynthesis and Logic Simulation	149
<i>Smita Krishnaswamy, Stephen M. Plaza, Igor L. Markov, John P. Hayes</i>	
Data Locality Enhancement for CMPs	155
<i>Mahmut Kandemir</i>	
Mapping Model with Inter-Array Memory Sharing for Multidimensional Signal Processing	160
<i>Ilie I. Luican, Hongwei Zhu, Florin Balasa</i>	
Increasing Data-Bandwidth to Instruction-Set Extensions through Register Clustering	166
<i>Kingshuk Karuri, Anupam Chattopadhyay, Manuel Hohenauer, Rainer Leupers, Gerd Ascheid, Heinrich Meyr</i>	
Optimal Polynomial-Time Interprocedural Register Allocation for High-Level Synthesis and ASIP Design	172
<i>Philip Brisk, Ajay K. Verma, Paolo Ienne</i>	
An Efficient Algorithm for Time Separation of Events in Concurrent Systems.....	180
<i>Peggy B. McGee, Steven M. Nowick</i>	
Design, Synthesis and Evaluation of Heterogenous FPGA with Mixed Luts and Macro-Gates.....	188
<i>Yu Hu, Satyaki Das, Steve Trimberger, Lei He</i>	
Device and Architecture Concurrent Optimization for FPGA Transient Soft Error Rate.....	194
<i>Yan Lin, Lei He</i>	
Design Methodology to Trade Off Power, Output Quality and Error Resiliency: Application to Color Interpolation Filtering.....	199
<i>Georgios Karakonstantis, Nilanjan Banerjee, Kaushik Roy, Chaitali Chakrabarti</i>	
Thermal-Aware Steiner Routing for 3D Stacked ICs.....	205
<i>Mohit Pathak, Sung Kyu Lim</i>	
Extending Systems-on-Chip to the Third Dimension: Performance, Cost and Technological Tradeoffs.....	212
<i>Roshan Weerasekera, Li-Rong Zheng, Dinesh Pamunuma, Hannu Tenhunen</i>	
Strategies for Improving the Parametric Yield and Profits of 3D ICs.....	220
<i>Cesare Ferri, Sherief Reda, R. Iris Bahar</i>	
Scalable Exploration of Functional Dependency By Interpolation and Incremental SAT Solving	227
<i>Chih-Chun Lee, Jie-Hong R. Jiang, Chung-Yang (Ric) Huang, Alan Mishchenko</i>	
Incremental Learning Approach and SAT Model for Boolean Matching with Don't Cares.....	234
<i>Kuo-Hua Wang, Chung-Ming Chan</i>	
A Performance-Driven QBF-Based Iterative Logic Array Representation with Applications to Verification, Debug and Test	240
<i>Hratch Mangassarian, Andreas Veneris, Sean Safarpour, Marco Benedetti, Duncan Smith</i>	
Physical Synthesis Comes of Age.....	246
<i>Charles J. Alpert, Chris Chu, Paul G. Villarrubia</i>	
An Incremental Learning Framework for Estimating Signal Controllability in Unit-Level Verification.....	250
<i>Charles H.-P. Wen, Li-C. Wang, Jayanta Bhadra</i>	
Stimulus Generation for Constrained Random Simulation.....	258
<i>Nathan Kitchen, Andreas Kuehlmann</i>	
Probabilistic Decision Diagrams for Exact Probabilistic Analysis.....	266
<i>Afshin Abdollahi</i>	

Table of Contents

Computation of Minimal Counterexamples By using Black Box Techniques and Symbolic Methods	273
<i>Tobias Nopper, Christoph Scholl, Bernd Becker</i>	
Approximation Algorithm for the Temperature Aware Scheduling Problem	281
<i>Sushu Zhang, Karam S. Chatha</i>	
Procrastination Determination for Periodic Real-Time Tasks in Leakage-Aware Dynamic Voltage Scaling Systems	289
<i>Jian-Jia Chen, Tei-Wei Kuo</i>	
The FAST Methodology for High-Speed Soc/Computer Simulation	295
<i>Derek Chiou, Dam Sunwoo, Joonsoo Kim, Nikhil Patil, William H. Reinhart, D. Eric Johnson, Zheng Xu</i>	
A Novel SoC Design Methodology Combining Adaptive Software and Reconfigurable Hardware	303
<i>Marco D. Santambrogio, Vincenzo Rana, Seda Ogrenci Memik, Umut A. Acar, Donatella Sciuto</i>	
Can Nano-Photonic Silicon Circuits Become an INTRA-Chip Interconnect Technology?	309
<i>Eli Yablonovitch</i>	
Hybrid CEGAR: Combining Variable Hiding and Predicate Abstraction	310
<i>Chao Wang, Hyondeuk Kim, Aarti Gupta</i>	
Automated Refinement Checking of Concurrent Systems	318
<i>Sudipta Kundu, Sorin Lerner, Rajesh Gupta</i>	
Inductive Equivalence Checking Under Retiming and Resynthesis	326
<i>Jie-Hong R. Jiang, Wei-Lun Hung</i>	
A Frequency-Domain Technique for Statistical Timing Analysis of Clock Meshes	334
<i>Ruilin Wang, Cheng-Kok Koh</i>	
Clustering based Pruning for Statistical Criticality Computation Under Process Variations	340
<i>Hushrav D. Mogal, Haifeng Qian, Sachin S. Sapatnekar, Kia Bazargan</i>	
Timing Budgeting Under Arbitrary Process Variations	344
<i>Ruiming Chen, Hai Zhou</i>	
Exploiting Symmetry in SAT-Based Boolean Matching for Heterogeneous FPGA Technology Mapping	350
<i>Yu Hu, Victor Shih, Rupak Majumdar, Lei He</i>	
Combinational and Sequential Mapping with Priority Cuts	354
<i>Alan Mishchenko, Sungmin Cho, Satrajit Chatterjee, Robert Brayton</i>	
A General Model for Performance Optimization of Sequential Systems	362
<i>Dmitry Bufistov, Jordi Cortadella, Mike Kishinevsky, Sachin Sapatnekar</i>	
Timing Constraint-Driven Technology Mapping for FPGAs Considering False Paths and Multi-Clock Domains	370
<i>Lei Cheng, Deming Chen, Martin D.F. Wong, Mike Hutton, Jason Govig</i>	
Skew Aware Polarity Assignment in Clock Tree	376
<i>Po-Yuan Chen, Kuan-Hsien Ho, TingTing Hwang</i>	
Efficient Multi-Layer Obstacle-Avoiding Rectilinear Steiner Tree Construction	380
<i>Chung-Wei Lin, Shih-Lun Huang, Kai-Chi Hsu, Meng-Xiang Li, Yao-Wen Chang</i>	
A Simultaneous Bus Orientation and Bused Pin Flipping Algorithm	386
<i>Fan Mo, Robert K. Brayton</i>	
Optimal Bus Sequencing for Escape Routing in Dense PCBs	390
<i>Hui Kong, Tan Yan, Martin D.F. Wong, Muhammet Mustafa Ozdal</i>	
Untangling Twisted Nets for Bus Routing	396
<i>Tan Yan, Martin D.F. Wong</i>	

Table of Contents

Low-Overhead Design Technique for Calibration of Maximum Frequency at Multiple Operating Points.....	401
<i>Somnath Paul, Sivasubramaniam Krishnamurthy, Hamid Mahmoodi, Swarup Bhunia</i>	
Variation-Aware Performance Verification using At-Speed Structural Test and Statistical Timing.....	405
<i>Vikram Iyengar, Jinjun Xiong, Subbayyan Venkatesan, Vladimir Zolotov, David Lackey, Peter Habitz, Chandu Visweswariah</i>	
Estimation of Delay Test Quality and its Application to Test Generation.....	413
<i>Seiji Kajihara, Shohei Morishima, Masahiro Yamamoto, Xiaoqing Wen, Masayasu Fukunaga, Kazumi Hatayama, Takashi Aikyo</i>	
Efficient Path Delay Test Generation based on Stuck-At Test Generation using Checker Circuitry.....	418
<i>Tsuyoshi Iwagaki, Satoshi Ohtake, Mineo Kaneko, Hideo Fujiwara</i>	
Timing Variation-Aware High-Level Synthesis	424
<i>Jongyoon Jung, Taewhan Kim</i>	
Early Planning for Clock Skew Scheduling during Register Binding.....	429
<i>Min Ni, Seda Ogreneci Memik</i>	
Compatibility Path based Binding Algorithm for Interconnection Reduction in High Level Synthesis.....	435
<i>Taemin Kim, Xun Liu</i>	
Operation Chaining Asynchronous Pipelined Circuits	442
<i>Girish Venkataramani, Seth C. Goldstein</i>	
Adaptive Post-Silicon Tuning for Analog Circuits: Concept, Analysis and Optimization.....	450
<i>Xin Li, Brian Taylor, YuTsun Chien, Lawrence T. Pileggi</i>	
Sensitivity Analysis for Oscillators.....	458
<i>Igor Vytiaz, David C. Lee, Pavan Kumar Hanumolu, Un-Ku Moon, Kartikeya Mayaram</i>	
Yield-Aware Analog Integrated Circuit Optimization using Geostatistics Motivated Performance Modeling	464
<i>Guo Yu, Peng Li</i>	
Device-Circuit Co-Optimization for Mixed-Mode Circuit Design via Geometric Programming.....	470
<i>Jintae Kim, Ritesh Jhaveri, Jason Woo, Chih-Kong Ken Yang</i>	
Modeling, Optimization and Control of Rotary Traveling-Wave Oscillator	476
<i>Cheng Zhuo, Huafeng Zhang, Rupak Samanta, Jiang Hu, Kangsheng Chen</i>	
A Methodology for Fast and Accurate Yield Factor Estimation During Global Routing.....	481
<i>Subarna Sinha, Charles C. Chiang</i>	
ARCHER: A History-Driven Global Routing Algorithm	488
<i>Muhammet Mustafa Ozdal, Martin D.F. Wong</i>	
High-Performance Routing At the Nanometer Scale	496
<i>Jarrold A. Roy, Igor L. Markov</i>	
BoxRouter 2.0: Architecture and Implementation of a Hybrid and Robust Global Router.....	503
<i>Minsik Cho, Katrina Lu, Kun Yuan, David Z. Pan</i>	
CacheCompress: A Novel Approach for Test Data Compression with Cache for IP Embedded Cores.....	509
<i>Hao Fang, Chenguang Tong, Bo Yao, Xiaodi Song, Xu Cheng</i>	
A Hybrid Scheme for Compacting Test Responses with Unknown Values.....	513
<i>Mango C.T. Chao, Kwang-Ting Cheng, Seongmoon Wang, Srimat T. Chakradhar, Wen-Long Wei</i>	
A Selective Pattern-Compression Scheme for Power and Test-Data Reduction.....	520
<i>Chia-Yi Lin, Hung-Ming Chen</i>	
Methodology for Low Power Test Pattern Generation using Activity Threshold Control Logic.....	526
<i>Srivaths Ravi, V.R. Devanathan, Rubin Parekhji</i>	

Table of Contents

ECO Timing Optimization using Spare Cells	530
<i>Yen-Pin Chen, Jia-Wei Fang, Yao-Wen Chang</i>	
Timing Optimization by Restructuring Long Combinatorial Paths	536
<i>Jürgen Werber, Dieter Rautenbach, Christian Szegedy</i>	
Engineering Change using Spare Cells with Constant Insertion	544
<i>Yu-Min Kuo, Ya-Ting Chang, Shih-Chieh Chang, Malgorzata Marek-Sadowska</i>	
Simultaneous Input Vector Selection and Dual Threshold Voltage Assignment for Static Leakage Minimization	548
<i>Lin Yuan, Gang Qu</i>	
Equalized Interconnects for On-Chip Networks: Modeling and Optimization Framework	552
<i>Byungsub Kim, Vladimir Stojanovic</i>	
IntSim: A CAD Tool for Optimization of Multilevel Interconnect Networks	560
<i>Deepak C. Sekar, Azad Naeemi, Reza Sarvari, Jeffrey A. Davis, James D. Meindl</i>	
A Fast Band-Matching Technique for Interconnect Inductance Modeling	568
<i>Hong Li, Jitesh Jain, Cheng-Kok Koh, Venkataramanan Balakrishnan</i>	
Formal Verification at Higher Levels of Abstraction	572
<i>Daniel Kroening, Sanjit A. Seshia</i>	
Analog Placement with Common Centroid Constraints	579
<i>Qiang Ma, Evangeline F.Y. Young, K.P. Pun</i>	
Temperature Aware Microprocessor Floorplanning Considering Application Dependent Power Load	586
<i>Chun-ta Chu, Xinyi Zhang, Lei He, Tom Tong Jing</i>	
3D-STAF: Scalable Temperature and Leakage Aware Floorplanning for Three-Dimensional Integrated Circuits	590
<i>Pingqiang Zhou, Yuchun Ma, Zhouyuan Li, Robert P. Dick, Li Shang, Hai Zhou, Xianlong Hong, Qiang Zhou</i>	
Variation-Aware Task Allocation and Scheduling for MPSoC	598
<i>Feng Wang, C. Nicopoulos, Xiaoxia Wu, Yuan Xie, Narayanan Vijaykrishnan</i>	
A Design Flow Dedicated to Multi-Mode Architecture for DSP Applications	604
<i>Cyrille Chavet, Caaliph Andriamisaina, Philippe Coussy, Emmanuel Casseau, Emmanuel Juin, Pascal Urard, Eric Martin</i>	
The Design and Synthesis of a Synchronous and Distributed MAC Protocol for Wireless Network-on-Chip	612
<i>Yi Wang, Dan Zhao</i>	
Selective Shielding: A Crosstalk-Free Bus Encoding Technique	618
<i>Madhu Mutyam</i>	
Sparse and Passive Reduction of Massively Coupled Large Multiport Interconnects	622
<i>Natalie Nakhla, Michel Nakhla, Ram Achar</i>	
Analysis of Large Clock Meshes Via Harmonic-Weighted Model Order Reduction and Port Sliding	627
<i>Xiaoji Ye, Peng Li, Min Zhao, Rajendran Panda, Jiang Hu</i>	
Principle Hessian Direction based Parameter Reduction with Process Variation	632
<i>Alex Mitev, Michael Marefat, Dongsheng Ma, Janet M. Wang</i>	
MOSFET Modeling for 45nm and Beyond	638
<i>Yu Cao, Colin McAndrew</i>	
Voltage Island-Driven Floorplanning	644
<i>Qiang Ma, Evangeline F.Y. Young</i>	

Table of Contents

An ILP Algorithm for Post-Floorplanning Voltage-Island Generation Considering Power-Network Planning.....	650
<i>Wan-Ping Lee, Hung-Yi Liu, Yao-Wen Chang</i>	
Module Assignment for Pin-Limited Designs Under the Stacked-Vdd Paradigm.....	656
<i>Yong Zhan, Tianpei Zhang, Sachin S. Sapatnekar</i>	
Yield-Driven Near-Threshold SRAM Design.....	660
<i>Gregory K. Chen, David Blaauw, Trevor Mudge, Dennis Sylvester, Nam Sung Kim</i>	
Soft-Edge Flip-Flops for Improved Timing Yield: Design and Optimization	667
<i>Vivek Joshi, David Blaauw, Dennis Sylvester</i>	
Remote Activation of ICs for Piracy Prevention and Digital Right Management	674
<i>Yousra Alkabani, Farinaz Koushanfar, Miodrag Potkonjak</i>	
A Nonlinear Cell Macromodel for Digital Applications.....	678
<i>Chandramouli Kashyap, Chirayu Amin, Noel Menezes, Eli Chiprout</i>	
Including Inductance in Static Timing Analysis	686
<i>Ahmed Shebaita, Dusan Petrasnovic, Yehea Ismail</i>	
A Robust Finite-Point based Gate Model Considering Process Variations.....	692
<i>Alex Mitev, Dinesh Ganesan, Dheepan Shanmugasundaram, Yu Cao, Janet M. Wang</i>	
Victim Alignment in Crosstalk Aware Timing Analysis	698
<i>Ravikishore Gandikota, Kaviraj Chopra, David Blaauw, Dennis Sylvester, Murat Becer, Joao Geda</i>	
Compact Modeling of Variational Waveforms	705
<i>V. Zolotov, J. Xiong, S. Abbaspour, D.J. Hathaway, C. Visweswariah</i>	
Multi-Layer Interconnect Performance Corners for Variation-Aware Timing Analysis.....	713
<i>Frank Huebbers, Ali Dasdan, Yehea Ismail</i>	
An Efficient Method for Statistical Circuit Simulation.....	719
<i>Frank Liu</i>	
A Methodology for Timing Model Characterization for Statistical Static Timing Analysis.....	725
<i>Zhuo Feng, Peng Li</i>	
Estimation of Statistical Variation in Temporal NBTI Degradation and its Impact on Lifetime Circuit Performance	730
<i>Kunhyuk Kang, Sang Phill Park, Kaushik Roy, Muhammad A. Alam</i>	
An Efficient Method to Identify Critical Gates under Circuit Aging	735
<i>Wenping Wang, Zile Wei, Shengqi Yang, Yu Cao</i>	
Efficient Computation of Current Flow in Signal Wires for Reliability Analysis	741
<i>Kanak Agarwal, Frank Liu</i>	
The Effect of Process Variation on Device Temperature in FinFET Circuits.....	747
<i>Jung Hwan Choi, Jayathi Murthy, Kaushik Roy</i>	
BioRoute: A Network-Flow based Routing Algorithm for Digital Microfluidic Biochips	752
<i>Ping-Hung Yuh, Chia-Lin Yang, Yao-Wen Chang</i>	
Performance and Power Evaluation of a 3D CMOS/Nanomaterial Reconfigurable Architecture	758
<i>Chen Dong, Deming Chen, Sansiri Tanachutiwat, Wei Wang</i>	
Fault-Tolerant Multi-Level Logic Decoder for Nanoscale Crossbar Memory Arrays.....	765
<i>M. Haykel Ben Jamaa, Kirsten E. Moselund, David Atenza, Didier Bouvet, Adrian M. Ionescu, Yusuf Leblebici, Giovanni De Micheli</i>	
Combining Static and Dynamic Defect-Tolerance Techniques for Nanoscale Memory Systems.....	773
<i>Susmit Biswas, Gang Wang, Tzvetan S. Metodi, Ryan Kastner, Frederic T. Chong</i>	

Table of Contents

An Efficient Wake-Up Schedule during Power Mode Transition Considering Spurious Glitches Phenomenon	779
<i>Yu-Ting Chen, Da-Cheng Juan, Ming-Chao Lee, Shih-Chieh Chang</i>	
Analysis and Optimization of Power-Gated ICs with Multiple Power Gating Configurations	783
<i>Aida Todri, Malgorzata Marek-Sadowska, Shih-Chieh Chang</i>	
Sizing and Placement of Charge Recycling Transistor in MTCMOS Circuits	791
<i>Ehsan Pakbaznia, Farzan Fallah, Massoud Pedram</i>	
Minimizing Leakage Power in Sequential Circuits by using Mixed Vt Flip-Flops	797
<i>Jaehyun Kim, Youngsoo Shin</i>	
Efficient Decoupling Capacitance Budgeting Considering Operation and Process Variation	803
<i>Yiyu Shi, Jinjun Xiong, Chunchen Liu, Lei He</i>	
Efficient Placement of Distributed On-Chip Decoupling Capacitors in Nanoscale ICs	811
<i>Mikhail Popovich, Eby G. Friedman, Radu M. Secareanu, Olin L. Hartin</i>	
A Novel Technique for Incremental Analysis of On-Chip Power Distribution Networks	817
<i>Yuhong Fu, Rajendran Panda, Ben Reschke, Savithri Sundareswaran, Min Zhao</i>	
Architectural Power Models for SRAM and CAM Structures based on Hybrid Analytical/Empirical Techniques	824
<i>Xiaoyao Liang, Kerem Turgay, David Brooks</i>	
Novel Wire Density Driven Full-Chip Routing for CMP Variation Control	831
<i>Huang-Yu Chen, Szu-Jui Chou, Sheng-Lung Wang, Yao-Wen Chang</i>	
Accurate Detection for Process-Hotspots with Vias and Incomplete Specification	839
<i>Jingyu Xu, Subarna Sinha, Charles C. Chiang</i>	
TIP-OPC: A New Topological Invariant Paradigm for Pixel based Optical Proximity Correction	847
<i>Peng Yu, David Z. Pan</i>	
A Novel Intensity based Optical Proximity Correction Algorithm with Speedup in Lithography Simulation	854
<i>Peng Yu, David Z. Pan</i>	
Stabilizing Schemes for Piecewise-Linear Reduced Order Models via Projection and Weighting Functions	860
<i>Bradley N. Bond, Luca Daniel</i>	
Parameterized Model Order Reduction via a Two-Directional Arnoldi Process	868
<i>Yung-Ta Li, Zhaojun Bai, Yangfeng Su, Xuan Zeng</i>	
Efficient VCO Phase Macromodel Generation Considering Statistical Parametric Variations	874
<i>Wei Dong, Zhuo Feng, Peng Li</i>	
Bounding L2 Gain System Error Generated by Approximations of the Nonlinear Vector Field	879
<i>Kin Cheong Sou, Alexandre Megretski, Luca Daniel</i>	
Variable Domain Transformation for Linear PAC Analysis of Mixed-Signal Systems	887
<i>Jaeha Kim, Kevin D. Jones, Mark A. Horowitz</i>	