

2007 IEEE International High Level Design Validation and Test Workshop

**Irvine, CA
7-9 November 2007**



IEEE Catalog Number: CFP07HLD-PRT
ISBN 10: 1-4244-1480-6
ISBN 13: 978-1-4244-1480-2

Table of Contents

2007 IEEE International High Level Design Validation and Test

Workshop

Chairs' Welcome Message.....	iii
Conference Organizers	iv
Committees	iv
Keynote.....	ix

Session 1: Multiprocessors I

Session Chair: Priyadarsan Patra, Intel Corp.

Reliable Network-on-Chip Based on Generalized de Bruijn Graph	3
<i>Mohammad Hosseiniabady, Univ. of Bristol, Mohammad Reza Kakoe, Univ. of Tehran, Jimson Mathew, and Dhiraj Pradhan, Univ. of Bristol</i>	
Improving Feasible Interactions Among Multiple Processes	11
<i>Kiran Ramineni, Ian Harris and Shireesh Verma, Univ. of California, Irvine</i>	

Session 2: Multiprocessors II

Session Chair: Robert Jones, Intel Corp.

Framework for Fast and Accurate Performance Simulation of Multiprocessor Systems	21
<i>Eric Cheung, Harry Hsieh, Univ. of California, Riverside, and Felice Balarin, Cadence Design Systems, Inc.</i>	
Automatic TLM Generation for C-Based MPSoC Design	29
<i>Lochi Yu, Samar Abdi, Univ. of California, Irvine</i>	
Automatic Buffer Sizing for Rate-Constrained KPN Applications on Multiprocessor System-on Chip.....	37
<i>Eric Cheung, Harry Hsieh, Univ. of California, Riverside, and Felice Balarin, Cadence Design Systems, Inc.</i>	

Session 3: Invited Session: Post-Silicon Validation

Session Chair: Allon Adir, IBM Corp.

Post-Silicon Verification Methodology on Sun's UltraSPARC T2	47
<i>Jai Kumar, Catherine Ahlschlager, Peter Isberg, SUN Microsystems</i>	
Challenges in Post-Silicon Verification of IBM's Cell/B.E. and other Game Processors	48
<i>Shakti Kapoor, IBM Corp.</i>	
Intel's Post-Silicon Functional Validation Approach.....	53
<i>Tommy Bojan, Igor Frumkin, Robert Mauri, Intel Corp.</i>	

Session 4: Debug

Session Chair: Prabhat Mishra, Univ. of Florida

Bug Analysis and Corresponding Error Models in Real Designs	59
<i>Tao Lv, Tong Xu, Yang Zhao, Hua-wei Li, Xiao-wei Li, Chinese Academy of Sciences</i>	
Automatic Error Diagnosis and Correction for RTL Designs	65
<i>Kai-hui Chang, Ilya Wagner, Valeria Bertacco, Igor Markov, Univ. of Michigan</i>	
Bridging RTL and Gate: Correlating Different Levels of Abstraction for Design Debugging	73
<i>Eric Cheung, Harry Hsieh, Univ. of California, Riverside, Xi Chen, Furshing Tsai, Yu-Chin Hsu, Novas Software, Inc.</i>	

Session 5: Test Generation

Session Chair: Miroslav Velev, Consultant, USA

Model-driven Test Generation for System Level Validation	83
<i>Deepak Mathaikutty, Sumit Ahuja, Sandeep Shukla, Virginia Tech., Ajit Dingankar, Intel Corp.</i>	
Towards RTL Test Generation from SystemC TLM Specifications.....	91
<i>Mingsong Chen, Prabhat Mishra, Univ. of Florida, Dhrubajyoti Kalita, Intel Corp.</i>	
A Novel Formal Approach to Generate High-level Test Vectors without ILP and SAT Solvers	97
<i>Bijan Alizadeh, Masahiro Fujita, Univ. of Tokyo</i>	

Session 6: Formal Verification

Session Chair: Rupak Majumdar, UCLA

Hierarchical Cache Coherence Protocol Verification One Level at a Time Through Assume Guarantee.....	107
<i>Xiaofang Chen, Yu Yang, Michael Delisi, Ganesh Gopalakrishnan, Univ. of Utah, Ching-Tsun Chou, Intel Corp.</i>	
Formal Model Construction Using HDL Simulation Semantics	115
<i>Joseph Buck, Dong Wang, Synopsys, Inc., Yunshan Zhu, Independent Consultant</i>	
An Approach for Computing the Initial State for Retimed Synchronous Sequential Circuits	123
<i>Noureddine Chabini, Royal Military College of Canada, Wayne Wolf, Georgia Institute of Technology</i>	

Session 7: Invited Session: High Level Design

Session Chair: Michael Kishinevsky, Intel Corp.

Circuit Design and Verification with Esterel v7 and Esterel Studio	133
<i>Gerard Berry, Esterel Technologies</i>	
FFT Compiler: From Math to Efficient Hardware	137
<i>Peter A. Milder, Franz Franchetti, James C. Hoe, Markus Puschel, Carnegie Mellon Univ.</i>	

Transactors for Parallel Hardware and Software Co-Design.....	140
<i>Krste Asanovic, Univ. of California, Berkeley</i>	

Session 8: Coverage Directed Validation

Session Chair: Alan Hu, Univ. of British Columbia

Functional Coverage Measurements and Results in Post-Silicon Validation of Core™2 Duo Family	145
<i>Tommy Bojan, Manuel Aguilar, Eran Shlomo, Tal Shachar, Intel Corp.</i>	
Coverage-Directed Test Generation through Automatic Constraint Extraction.....	151
<i>Onur Guzey, Li-C. Wang, Univ. of California, Santa Barbara</i>	
Automatic Generation of Functional Coverage Models from CTL	159
<i>Shireesh Verma, Ian Harris, Kiran Ramineni, Univ. of California, Irvine</i>	

Session 9: Panel: Unified Approach Leading to a Seamlessly

Evolving Test Bench for All Phases of a Multi-Core Design, Validation and Production Test.....	167
---	------------

Moderator: Sunil Kakkar, Qualcomm

Panelists: Brian Bailey, Independent Consultant, Harry Foster, Mentor Graphics Corp., Ian Harris, Univ. of California, Irvine, Janick Bergeron, Synopsys, Inc.

Session 10: Embedded Systems

Session Chair: Rajesh Gupta, Univ. of California, San Diego

Automating the IEEE std. 1500 Compliance Verification for Embedded Cores.....	171
<i>Alfredo Benso, Politecnico di Torino, Alberto Bosio, Univ. de Montpellier, Stefano Di Carlo, Paolo Prinetto, Politecnico di Torino</i>	

Validating the Dependability of Embedded Systems through Fault Injection by Means of Loadable Kernel Modules	179
---	------------

Marco Murciano, Massimo Violante, Politecnico di Torino

AME: An Abstract Middleware Environment for Validating Networked Embedded Systems Applications.....	187
<i>Giovanni Perbellini, Franco Fummi, Davide Quaglia, Sara Vinco, Univ. of Verona</i>	