

*Proceedings of the*

**16<sup>th</sup> Asian Test Symposium**

**ATS 2007**

# Table of Contents: ATS 2007

## Proceedings of the 16th Asian Test Symposium

<b>Foreword</b>	<b>xiii</b>
<b>ATS Steering Committee</b>	<b>xiv</b>
<b>Organizing Committee</b>	<b>xv</b>
<b>Program Committee</b>	<b>xvi</b>
<b>Reviewers</b>	<b>xviii</b>
<b>Test Technology Technical Council (TTTC) Activities Board</b>	<b>xix</b>
<b>Test Technology Educational Program (TTEP) Tutorial 1</b>	<b>xxii</b>
<b>Test Technology Educational Program (TTEP) Tutorial 2</b>	<b>xxiii</b>

### Session 1A: Opening Session

Plenary Opening

Keynote Speech 1: New Paths for Test	3
<i>Jacob Abraham</i>	

Keynote Speech 2: Consumerization of Electronics and Nanometer Technologies: Implications on Test	4
<i>Sanjiv Taneja</i>	

Invited Talk 1: Testing of Power Constraint Computing	6
<i>T.M. Mak</i>	

Invited Talk 2: EDA to the Rescue of the Silicon Roadmap	7
<i>T.W. Williams</i>	

Invited Talk 3: Foundry Full-Scale Reliability Testing Capability Setup for Advanced Technology	9
<i>Kary Chien</i>	

### Session 2A: Fault Modeling and Functional Test

The Region-Exhaustive Fault Model	13
<i>Abhijit Jas, Suriyaprakash Natarajan, and Srinivas Patil</i>	

Mining Sequential Constraints for Pseudo-Functional Testing	19
<i>Weixin Wu and Michael S. Hsiao</i>	

Estimating the Fault Coverage of Functional Test Sequences without Fault Simulation	25
<i>Irit Pomeranz, Praveen K. Parvathala, and Srinivas Patil</i>	

### Session 2B: Fault Diagnosis (I)

Fast Bridging Fault Diagnosis Using Logic Information	33
<i>Alexandre Rousset, Alberto Bosio, Patrick Girard, Christian Landrault, Serge Pravossoudovitch, and Arnaud Virazel</i>	

Clues for Modeling and Diagnosing Open Faults with Considering Adjacent Lines	39
---	----

*Hiroshi Takahashi, Yoshinobu Higami, Shuhei Kadoyama, Takashi Aikyo, Yuze Takamatsu,  
Koji Yamazaki, Toshiyuki Tsutsumi, Hiroyuki Yotsuyanagi, and Masaki Hashizume*

Fault Dictionary Based Scan Chain Failure Diagnosis	45
---	----

*Ruifeng Guo, Yu Huang, and Wu-Tung Cheng*

### **Session 2C: Panel Session**

Test Education in the Global Economy	53
--------------------------------------	----

*Tim Cheng*

### **Session 3A: Delay Test (I)**

Improving Timing-Independent Testing of Crosstalk Using Realistic Assumptions on Delay Faults	57
---	----

*Shahdad Irajpour, Sandeep K. Gupta, and Melvin A. Breuer*

False Path Identification Using RTL Information and Its Application to	
--	--

Over-testing Reduction for Delay Faults	65
---	----

*Yuki Yoshikawa, Satoshi Ohtake, and Hideo Fujiwara*

Using Programmable On-Product Clock Generation (OPCG) for Delay Test	69
--	----

*Brion Keller, Anis Uzzaman, Bibo Li, and Tom Snethen*

An On-Line BIST Technique for Delay Fault Detection in CMOS Circuits	73
--	----

*Elham Khayat Moghaddam and Shaabir Hessabi*

### **Session 3B: Test Compression**

A High Compression and Short Test Sequence Test Compression Technique to	
--	--

Enhance Compressions of LFSR Reseeding	79
--	----

*Seongmoon Wang, Wenlong Wei, and Srimat T. Chakradhar*

Test Compression / Decompression Based on JPEG VLC Algorithm	87
--	----

*Hideyuki Ichihara, Yukinori Setohara, Yusuke Nakashima, and Tomoo Inoue*

A Reconfigurable Broadcast Scan Compression Scheme Using Relaxation Based Test Vector Decomposition	91
---	----

*Aiman H. El-Maleh, Mustafa Imran Ali, and Ahmad A. Al-Yamani*

Test Data and Test Time Reduction for LOS Transition Test in Multi-Mode Segmented Scan Architecture	95
---	----

*Sying-Jyan Wang, Po-Chang Tsai, Hung-Ming Weng, and Katherine Shu-Min Li*

### **Session 3C: Power Aware Test (I)**

Resistive Bridging Faults DFT with Adaptive Power Management Awareness	101
--	-----

*Urban Ingelsson, Paul Rosinger, S. Saqib Khursheed, Bashir M. Al-Hashimi, and Peter Harrod*

Multi-Frequency Modular Testing of SoCs by Dynamically Reconfiguring Multi-Port ATE	107
---	-----

*Dan Zhao, Ronghua Huang, and Hideo Fujiwara*

An Efficient Peak Power Reduction Technique for Scan Testing	111
<i>Meng-Fan Wu, Kai-Shun Hu, and Jium-Lang Huang</i>	
High-MDSI: A High-level Signal Integrity Fault Test Pattern Generation Method for Interconnects	115
<i>Sungboon Chun, Yongjoon Kim, and Sungbo Kang</i>	
<b>Session 4A: DFT (I)</b>	
A RTL Testability Analyzer Based on Logical Virtual Prototyping	121
<i>Yu Huang, Nilanjan Mukherjee, Wu-Tung Cheng, and Greg Aldrich</i>	
Optimum Test Set for Bridging Faults Detection in Reversible Circuits	125
<i>Hafizur Rahaman, Dipak K. Kole, Debesh K. Das, Bhargab B. Bhattacharya</i>	
Layout-Aware Multi-Layer Multi-Level Scan Tree Synthesis	129
<i>Sying-Jyan Wang, Xin-Long Li, and Katherine Shu-Min Li</i>	
<b>Session 4B: RF Test</b>	
A Test and Diagnosis Methodology for RF Transceivers	135
<i>Hung-Kai Chen and Chauchin Su</i>	
Fourier Spectrum-Based Signature Test: A Genetic CAD Toolbox for Reliable RF Testing Using Low-Performance Test Resources	139
<i>Ganesh Srinivasan, Abhijit Chatterjee, and Vishwanath Natarajan</i>	
A BIST Technique for RF Voltage-Controlled Oscillators	143
<i>Hsieh-Hung Hsieh, Yen-Chih Huang, Liang-Hung Lu, and Guo-Wei Huang</i>	
<b>Session 4C: Software Test</b>	
An Improved Test Case Generation Method of Pair-Wise Testing	149
<i>Qian Feng-an and Jiang Jian-hui</i>	
System Testing Using UML Models	155
<i>Monalisa Sarma and Rajib Mall</i>	
Reconsideration of Software Reliability Measurements	159
<i>Shiyi Xu</i>	
<b>Session 5A: Design Verification</b>	
An Accurate Analysis of Microprocessor Design Verification	165
<i>Haibua Shen and Heng Zhang</i>	
Optimized Assignment Coverage Computation in Formal Verification of Digital Systems	172
<i>Majid Nabi, Hamid Shojaei, Siamak Mohammadi, and Zainalabedin Navabi</i>	
EHSAT Modeling from Algorithm Description for RTL Model Checking	178
<i>Xiaoqing Yang, Jinian Bian, Shujun Deng, and Yanni Zhao</i>	

**Session 5B: SOC Test**

- Thermal-Safe Test Access Mechanism and Wrapper Co-optimization for System-on-Chip \_\_\_\_\_ 187  
*Thomas Edison Yu, Tomokazu Yoneda, Krishnendu Chakrabarty, and Hideo Fujiwara*

- Design Reuse of on/off-Chip Bus Bridge for Efficient Test Access to AMBA-Based SoC \_\_\_\_\_ 193  
*Jaeboon Song, Juhie Han, Dogyoung Kim, Hyunbean Yi, and Sungju Park*

- Test Scheduling for Memory Cores with Built-In Self-Repair \_\_\_\_\_ 199  
*Tomokazu Yoneda, Yusuke Fukuda, and Hideo Fujiwara*

**Session 5C: Panel Session**

- Next Generation Test, Diagnostics and Yield Challenges for EDA, ATE, IP and Fab—  
A Perspective from all Sides \_\_\_\_\_ 207  
*Anis Uzzaman*

**Session 6A: Industry Session**

- IDDQ Test Challenges in Nanotechnologies: A Manufacturing Test Strategy \_\_\_\_\_ 211  
*Yu Wei Png, Moo Kit Lee, Peng Weng Ng, and Chin Hu Ong*

- Experimental Results of Transition Fault Simulation with DC Scan Tests \_\_\_\_\_ 212  
*Wataru Kawamura and Takeshi Onodera*

- A Review of Power Strategies for DFT and ATPG \_\_\_\_\_ 213  
*Brion Keller, Tom Jackson, and Anis Uzzaman*

- Concurrent Test Implementations \_\_\_\_\_ 214  
*Shawn Molavi and Toby McPheeers*

- Scan Diagnosis and Its Successful Industrial Applications – Yield Improvement, Verified Flow,  
Accuracy, Layout Aware and Volume Diagnosis \_\_\_\_\_ 215  
*Wu Yang, Wu-Tung Cheng, Yu Huang, Martin Keim, and Randy Klingenber*

**Session 6B: Analog Test**

- A 2-ps Resolution Wide Range BIST Circuit for Jitter Measurement \_\_\_\_\_ 219  
*Nai-Chen Daniel Cheng, Yu Lee, and Ji-Jan Chen*

- An Accurate Jitter Estimation Technique for Efficient High Speed I/O Testing \_\_\_\_\_ 224  
*Dongwoo Hong and Kwang-Ting (Tim) Cheng*

- Test Point Selections for a Programmable Gain Amplifier Using NIST and Wavelet Transform Methods \_\_\_\_\_ 230  
*Xinsong Zhang, Simon S. Ang, and Chandra Carter*

**Session 6C: Power Aware Test (II)**

- Impact of Simultaneous Switching Noise on the Static Behavior of Digital CMOS Circuits ..... 239  
*Florence Azais, Laurent Larguer, and Michel Renovell*

- Effect of IR-Drop on Path Delay Testing Using Statistical Analysis ..... 245  
*Chunsheng Liu, Yang Wu, and Yu Huang*

- Low Power Reduced Pin Count Test Methodology ..... 251  
*Krishna Chakravadhanula, Nitin Parimi, Brian Fouts, Bing Li, and Vivek Chikermane*

**Session 7A: Test Generation (I)**

- Test Generation for Crosstalk Glitches Considering Multiple Coupling Effects ..... 259  
*Minjin Zhang and Xiaowei Li*

- Simulating Open-Via Defects ..... 265  
*Stefan Spinner, Jie Jiang, Ilia Polian, Piet Engelke, and Bernd Becker*

- Test Generation for Transistor Shorts Using Stuck-at Fault Simulator and Test Generator ..... 271  
*Yoshinobu Higami, Kewal K. Saluja, Hiroshi Takahashi, Shin-ya Kobayashi, and Yuji Takamatsu*

- Fault-dependent/independent Test Generation Methods for State Observable FSMs ..... 275  
*Toshinori Hosokawa, Ryoichi Inoue, and Hideo Fujiwara*

**Session 7B: Fault Diagnosis (II)**

- Improving Performance of Effect-Cause Diagnosis with Minimal Memory Overhead ..... 281  
*Huaxing Tang, Chen Liu, Wu-Tung Cheng, Sudhakar M. Reddy, and Wei Zou*

- An Efficient Diagnostic Test Pattern Generation Framework Using Boolean Satisfiability ..... 288  
*Feijun Zheng, Kwang-Ting Cheng, Xiaolang Yan, John Moondanos, and Ziyad Hanna*

- Programmable Logic BIST for At-speed Test ..... 295  
*Yu Huang and Xijiang Lin*

- Diagnostic Test Generation Targeting Equivalence Classes ..... 301  
*Irith Pomeranz and Sudhakar M. Reddy*

**Session 7C: Soft Error Issue**

- Improving Circuit Robustness with Cost-Effective Soft-Error-Tolerant Sequential Elements ..... 307  
*Mingjing Chen and Alex Orailoglu*

- CREA: A Checkpoint Based Reliable Micro-architecture for Superscalar Processors ..... 313  
*Sbijian Zhang and Weiwu Hu*

- Monitoring Transient Errors in Sequential Circuits ..... 319  
*Ramashis Das and John P. Hayes*

Frequency Analysis Method for Propagation of Transient Errors in Combinational Logic	323
<i>Shaohua Lei, Yinhe Han, and Xiaowei Li</i>	

### **Session 8A: DFT (II)**

Scan Testing for Complete Coverage of Path Delay Faults with Reduced Test Data Volume, Test Application Time, and Hardware Cost	329
---	-----

*Dong Xiang Krishnendu Chakrabarty, Dianwei Hu, and Hideo Fujiiwara*

Flip-flop Selection to Maximize TDF Coverage with Partial Enhanced Scan	335
---	-----

*Gefu Xu and Adit D. Singh*

An On-Chip Test Clock Control Scheme for Multi-Clock At-Speed Testing	341
---	-----

*Xiao-Xin Fan, Yu Hu, and Liang-Teng (L.-T.) Wang*

### **Session 8B: Memory Test (I)**

A Hybrid BIST Scheme for Multiple Heterogeneous Embedded Memories	349
---	-----

*Li-Ming Deng and Cheng-Wen Wu*

CAMEL: An Efficient Fault Simulator with Coupling Fault Simulation Enhancement for CAMs	355
---	-----

*Hsiang-Huang Wu, Jin-Fu Li, Chi-Feng Wu, and Cheng-Wen Wu*

Fast and Low Cost HW Bit Map for Memory Test Based on Residue Polynomial System over GF(2)	361
--	-----

*Jochen Rivoir*

### **Session 8C: Panel Session**

Test Roles in Diagnosis and Silicon Debug	367
---	-----

*Anis UzZaman*

### **Session 9A: BIST**

Programmable Scan-Based Logic Built-In Self Test	371
--	-----

*Liyang Lai, Wu-Tung Cheng, and Thomas Rinderknecht*

Evaluation of a BIST Technique for CMOS Imagers	378
---	-----

*Livier Lizarraga, Salvador Mir, and Gilles Sicard*

Built-In Speed Grading with a Process-Tolerant ADPLL	384
--	-----

*Hsuan-Jung Hsu, Chun-Chieh Tu, and Shi-Yu Huang*

### **Session 9B: Current Test**

Testing RF Components with Supply Current Signatures	393
--	-----

*S. Sermet Akbay, Shreyas Sen, and Abhijit Chatterjee*

Current Testable Design of Resistor String DACs	399
---	-----

*Masaki Hashizume, Yutaka Hata, Tomomi Nishida, Hiroyuki Yotsuyanagi, and Yukiya Miura*

Implementation of Defect Oriented Testing and ICCQ Testing for Industrial Mixed-Signal IC	404
<i>Liquan Fang, Yang Zhong, Henk Van de Donk, and Yizj Xing</i>	

### **Session 9C: Power Aware Test (III)**

Low-Capture-Power Test Generation by Specifying a Minimum Set of Controlling Inputs	413
<i>Nan-Cheng Lai and Sying-Jyan Wang</i>	

Scan Power Reduction through Scan Architecture Modification and Test Vector Reordering	419
<i>Chandan Giri, Pradeep Kumar Choudhary, and Santanu Chattopadhyay</i>	

Response Inversion Scan Cell (RISC): A Peak Capture Power Reduction Technique	425
<i>Bo-Hua Chen, Wei-Chung Kao, Bing-Chuan Bai, Shyue-Tsong Shen, and James C.-M. Li</i>	

### **Session 10A: Test Generation (II)**

SUPERB: Simulator Utilizing Parallel Evaluation of Resistive Bridges	433
<i>Piet Engelke, Bettina Braitling, Ilia Polian, Michel Renovell, and Bernd Becker</i>	

Symbolic Path Sensitization Analysis and Applications	439
<i>Jian Kang, Sbarad C. Seth, and Shashank K. Mehta</i>	

Improving Test Pattern Compactness in SAT-Based ATPG	445
<i>Stephan Eggertsguß and Rolf Drechsler</i>	

### **Session 10B: NOC/SOC Test**

An HDL-Based Platform for High Level NoC Switch Testing	453
<i>Mahshid Sedghi, Armin Alaghi, Elnaz Koopabi, and Zainalabedin Navabi</i>	

Area Overhead and Test Time Co-Optimization through NoC Bandwidth Sharing	459
<i>Fawzia Azmadi Hussin, Tomokazu Yoneda, and Hideo Fujiwara</i>	

Test Efficiency Analysis and Improvement for SOC Test Platforms	463
<i>Tong-Yu Hsieh, Kuen-Jong Lee, and Jian-Jhib You</i>	

Block Marking and Updating Coding in Test Data Compression for SoC	467
<i>Lei Zhang, Huaguo Liang, Wenfa Zhan, and Cuiyun Jiang</i>	

### **Session 11A: Delay Test (II)**

Enhanced Broadside Testing for Improved Transition Fault Coverage	473
<i>Irith Pomeranz and Sudhakar M. Reddy</i>	

On Generating Vectors that Invoke High Circuit Delays—Delay Testing and Dynamic Timing Analysis	479
<i>I-De Huang and Sandeep K. Gupta</i>	

Test Generation for Timing-Critical Transition Faults	487
<i>Xijiang Lin, Mark Kassab, and Janusz Rajski</i>	

**Session 11B: Memory Test (II)**

Testing Comparison Faults of Ternary Content Addressable Memories with Asymmetric Cells	495
<i>Jin-Fu Li</i>	

Influence of Threshold Voltage Deviations on 90nm SRAM Core-Cell Behavior	501
---	-----

*Magali Bastian, Vincent Gouin, Patrick Girard, Christian Landrault,  
Alexandre Ney, Serge Pravossoudovitch, and Arnaud Virazel*

Using FPGA Configuration Memory to Accelerate Yield Learning for Advanced Process	505
---	-----

*Jenny Fan, Xiao-Yu Li, and Ismed Hartanto*

**Special Sessions on Analog Production Test**

Special Session: Analog Production Test	511
<i>Fidel Muradali and Jochen Rivoir</i>	

**Session 10C: Analog Production Test #1**

Issues Regarding New Product Release in Semiconductor Manufacturing	515
<i>Choon-Sang Chew</i>	

How the Noise Floor Affects the Production Yield	516
<i>Akinori Maeda</i>	

Integrated Test Solution for Embedded UHF/RF SOC	517
<i>Sean Lu and Dee-Won Lee</i>	

Production Test of High Volume Commercial RFIC	518
<i>Friedrich Taenzler</i>	

**Session 11C: Analog Production Test #2**

Bluetooth Hopping BER Testing Methodologies on a Production Test Platform	521
<i>David Bement and David Karr</i>	

Understanding GSM/EDGE Modulated Signal Test on Cellular BB SOC	522
<i>Deng Yue</i>	

Top 5 Issues in Practical Testing of High-Speed Interface Devices	523
<i>Takahiro J. Yamaguchi</i>	

<b>Author Index</b>	525
---------------------	-----

<b>Call for Papers ATS 2008</b>	528
---------------------------------	-----