Proceedings

The 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems

DFT 2007

26–28 September 2007
Rome, Italy

Los Alamitos, California
Washington • Tokyo

Table of Contents

IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems 2007

DFT 2007

Message from the Symposium Chairs xi
Committees xiii
Program Committee xiv

Keynote Talk

Rajesh Galivanche (Intel)

Session 1 – Reliable NoCs and SoCs

Reliable Network-on-Chip Using a Low Cost Unequal Error Protection Code 3
Avijit Dutta and Nur A. Touba

Fault Tolerant Source Routing for Network-on-Chip 12
Young Bok Kim and Yong-Bin Kim

Online NoC Switch Fault Detection and Diagnosis Using a High Level Fault Mode 21
Armin Alaghi, Naghmeh Karimi, Mahshid Sedghi, and Zainalabedin Navabi

Fault Tolerant SoC Architecture Design for JPEG2000 Using Partial Reconfigurability 30
Abderrahim Doumar, Kentaroh Katoh, and Hideo Ito

Session 2 – Single Event Effects

Estimating Error Propagation Probabilities with Bounded Variances 41
Hossein Aasadi, Mehdi B. Tahoori, and Chandra Tirumurti

A Refined Electrical Model for Particle Strikes and its Impact on SEU Prediction 50
Sybille Hellebrand, Christian G. Zoellin, Hans-Joachim Wunderlich
Stefan Ludwig, Torsten Coym, and Bernd Straube

Estimation of Electromigration-Aggravating Narrow Interconnects Using a Layout Sensitivity Model 59
Rani S. Ghaida and Payman Zarkesh-Ha

SET Emulation Under a Quantized Delay Model ... 68
Mario Garcia Valderas, Raúl Fernandez Cardenal, Celia López Ongil, Marta Portella García, and Luis Entrena

Session 3 – Defect and Fault Tolerance

Sensitivity Evaluation of TMR-Hardened Circuits to Multiple SEUs Induced by Alpha Particles in Commercial SRAM-Based FPGAs ... 79
Andrea Manuzzato, Paolo Rech, Simone Gerardin, Alessandro Paccagnella, Luca Sterpone, and Massimo Violante

TMR and Partial Dynamic Reconfiguration to Mitigate SEU Faults in FPGAs ... 87
Cristiana Bolchini, Antonio Miele, and Marco D. Santambrogio

Optimization of Self Checking FIR Filters by Means of Fault Injection Analysis ... 96
Salvatore Pontarelli, Luca Sterpone, Gian Carlo Cardarilli, Marco Re, Matteo Sonza Reorda, Adelio Salsano, and Massimo Violante

Session 4 – Fault Injection and Reliability Analysis

Evaluation of Single Event Upset Mitigation Schemes for SRAM Based FPGAs Using the FLIPPER Fault Injection Platform ... 105
Monica Alderighi, Fabio Casini, Sergio D'Angelo, Marcello Mancini, Sandro Pastore, Giacomo R. Sechi, and Roland Weigand

A Functional Verification Based Fault Injection Environment ... 114
Alfredo Benso, Alberto Bosio, Stefano Di Carlo, and Riccardo Mariani

Comparing Fail-Safe Microcontroller Architectures in Light of IEC 61508 ... 123
Riccardo Mariani and Peter Fuhrmann

A Framework for Reliability Assessment and Enhancement in Multi-Processor Systems-On-Chip ... 132
Giovanni Beltrame, Cristiana Bolchini, Luca Fossati, Antonio Miele, and Donatella Sciuto

Interactive Poster Session

A Defect-Tolerant Molecular-Based Memory Architecture ... 143
Yoon-Hwa Choi and Myeong-Hyeon Lee

Checker Design for On-line Testing of Xilinx FPGA Communication Protocols ... 152
Martin Straka, Jiri Tobola, and and Zdenek Kotasek

Defect-Tolerant Gate Macro Mapping & Placement in Clock-Free Nanowire Crossbar Architecture ... 161
Ravi Bonam, Yong-Bin Kim, and Minsu Choi

Delay Fault Detection Problems in Circuits Featuring a Low Combinational Depth ... 170
Michele Favalli

Empirical Analysis of the Dependence of Test Power, Delay, Energy and Fault Coverage on the Architecture of LFSR-Based TPGs ... 179
Mehdi Kamal, Somayyeh Koohi, and Shaahin Hessabi

Fault Tolerant Arithmetic Operations with Multiple Error Detection and Correction 188
Mojtaba Valinataj and Saeed Safari

Production Yield and Self-Configuration in the Future Massively Defective Nanochips..... 197
Piotr Zając and Jacques Henri Collet

Test Generation for Single and Multiple Stuck-at Faults of a Combinational Circuit Designed by Covering Shared ROBDD with CLBs 206
Anjela Matrosova, Ekaterina Loukovnikova, Sergei Ostanin, Alexandra Zinchuk, and Ekaterina Nikoleva

Testing of Asynchronous NULL Conventional Logic (NCL) Circuits in Synchronous-Based Designs 215
Waleed K. Al-Assadi and Sindhu Kakarla

Timing-Aware Diagnosis for Small Delay Defects 223
Takashi Aikyo, Hiroshi Takahashi, Yoshinobu Higami, Junichi Ootsu, Kyohei Ono, and Yuzo Takamatsu

Session 5 – Testing and Design for Testability

A-Diagnosis: A Complement to Z-Diagnosis 235
Irith Pomeranz and Sudhakar M. Reddy

Test Generation and Diagnostic Test Generation for Open Faults with Considering Adjacent Lines 243
Hiroshi Takahashi, Yoshinobu Higami, and Yuzo Takamatsu

Analysis of Specified Bit Handling Capability of Combinational Expander Networks........ 252
Abhijit Jas and Srinivas Patil

Reduction of Fault Latency in Sequential Circuits by Using Decomposition 261
Ilya Levin, Benjamin Abramov, and Vladimir Ostrovsky

Session 6 – Soft Errors

Soft Error Hardening for Asynchronous Circuits 273
Weidong Kuang, Casto Manuel Ibarra, and Peiyi Zhao

Soft Error Hardened Latch Scheme for Enhanced Scan Based Delay Fault Testing 282
Takashi Ikeda, Kazuteru Namba, and Hideo Ito

An Effective Approach for the Diagnosis of Transition-Delay Faults in SoCs, Based on SBST and Scan Chains 291
Jorge Luis Lagos-Benites, Davide Appello, Paolo Bernardi, Michelangelo Grosso, Danilo Ravotto, Edgar E. Sánchez, and Matteo Sonza Reorda

Session 7 – Defect and Fault Tolerance

Improving the Tolerance of Pipeline Based Circuits to Power Supply or Temperature Variations 303
Jorge Semiã, Juan J. Rodríguez-Andina, Fabian Vargas, Marcelino Bicho Dos Santos, Isabel C. Teixeira, and Joao Paulo Teixeira

RAM-Based Fault Tolerant State Machines for FPGAs 312
Laura Frigerio and Fabio Salice

Spare Parts in Analog Circuits: A Filter Example 321
Erik Schűler, Adão Antônio de Souza Júnior, and Luigi Carro

Session 8 – Dependable Solutions for Memories and Storage

A Sharable Built-in Self-Repair for Semiconductor Memories with 2-D Redundancy Scheme 331
Swapnil Bahl

Matrix Codes: Multiple Bit Upsets Tolerant Method for SRAM Memories 340
Costas Argyrides, Hamid R. Zarandi, and Dhiraj K. Pradhan

Reconstruction of Erasure Correcting Codes for Dependable Distributed Storage System without Spare Disks 349
Haruhiko Kaneko and Eiji Fujiwara

Session 9 – Reliable Design Techniques

Lazy Error Detection for Microprocessor Functional Units 361
Mahmut Yilmaz, Albert Meixner, Sule Ozev, and Daniel J. Sorin

Effective Checkpoint and Rollback Using Hardware/OS Collaboration 370
Michele Portolan and Régis Leveugle

On-Line Periodic Self-Testing of High-Speed Floating-Point Units in Microprocessors 379
George Xenoulis, Mihalis Psarakis, Dimitris Gizopoulos, and Antonis Paschalis

Panel

On-Chip Reliability Availability Serviceability (RAS) Design Costs: Can processors in Consumer Systems encroach in the High End Space Today?

Session 10 – Emerging Technologies – 1

A Scalable Framework for Defect Isolation of DNA Self-Assembled Networks 391
Masaru Fukushi, Susumu Horiguchui, Luke Demoracski, and Fabrizio Lombardi

Error Tolerance of DNA Self-Healing Assemblies by Puncturing 400
Masoud Hashempour, Zahra Mashreghian Arani, and Fabrizio Lombardi

Fault Secure Encoder and Decoder for Memory Applications... 409
Helia Naeimi and André DeHon

Safety Evaluation of NanoFabrics 418
Michelangelo Grosso, Maurizio Rebaudengo, and Matteo Sonza Reorda

Nanofabric PLA Architecture with Redundancy Enhancement 427
Mandar V. Joshi and Waleed K. Al-Assadi

Session 11 – Testing

Hierarchical Fault Compatibility Identification for Test Generation with a Small Number of Specified Bits 439
Stelios N. Neophytou and Maria K. Michael

High Quality Test Vectors for Bridging Faults in the Presence of IC's Parameters Variations.. 448
Michele Favalli and Marcello Dalpasso

Semi-Concurrent On-Line Testing of Transition Faults Through Output Response Comparison of Identical Circuits.. 457
Irith Pomeranz and Sudhakar Reddy

Session 12 – Emerging Technologies – 2

Testing Reversible One-Dimensional QCA Arrays for Multiple Faults 469
Jing Huang, Xiaojun Ma, Cecilia Metra, and Fabrizio Lombardi

Probabilistic Analysis of a Molecular Quantum-Dot Cellular Automata Adder.................. 478
Timothy J Dysart and Peter M. Kogge

On the Error Effects of Random Clock Shifts in Quantum-Dot Cellular Automata Circuits 487
Marco Ottavi, Hamid Hashempour, Vamsi Vankamamidi, Faizal Karim, Konrad Walus, and A. Ivanov

Session 13 – Reliable Applications

Evaluation of Register-Level Protection Techniques for the Advanced Encryption Standard by Multi-Level Fault Injections 499
Paolo Maistri, Pierre Vanhauwaert, and Regis Leveugle

Power Attacks Resistance of Cryptographic S-Boxes with Added Error Detection Circuits 508
Francesco Regazzoni, Thomas Eisenbarth, Johann Großschädl, Luca Breveglieri, Paolo Ienne, ISRAEL Koren, and Christof Paar

A Fault-Tolerant Active Pixel Sensor to Correct In-Field Hot Pixel Defects 517
Jozsef Dudas, Michelle L. La Haye, Jenny Leung, and Glenn H. Chapman

Quantitative Analysis of In-Field Defects in Image Sensor Arrays 526
Jenny Leung, Jozsef Dudas, Glenn H. Chapman, Israel Koren, and Zahava Koren

Author Index 535