

16th International Conference on Parallel Architecture and Compilation Techniques

PACT 2007

15-19 September 2007
Brasov, Romania

Sponsored by

EMIC (European Microsoft Innovation Center), Google, IBM Research, Intel, NSF,
IEEE CS, IEEE TCPP, IEEE TCCA , SIGARCH , IFIP WG 10.3,
Transilvania University of Brasov, Parasol Lab,
Department of Computer Science and the College of Engineering
at Texas A&M University



Los Alamitos, California
Washington • Tokyo



16th International Conference on Parallel Architecture and Compilation Techniques

PACT 2007

Message from the General Chair	x
Message from the Program Chair	xi
Organizing Committee	xii
Program Committee	xiii
Keynotes	xiv
Sponsors	xviii

Hardware Track (Session 1): Systems

Architectural Support for the Stream Execution Model on General-Purpose Processors	3
<i>Jayanth Gummaraju, Mattan Erez, Joel Coburn, Mendel Rosenblum, and William J. Dally</i>	
A Flexible Heterogeneous Multi-core Architecture	13
<i>Miquel Pericàs, Ruben Gonzalez, Adrian Cristal, Francisco J. Cazorla, Daniel A. Jiménez, and Mateo Valero</i>	
Improving Performance Isolation on Chip Multiprocessors via an Operating System Scheduler	25
<i>Alexandra Fedorova, Margo Seltzer, and Michael D. Smith</i>	

Software Track (Session 2): Pipelining

Software-Pipelining on Multi-core Architectures	39
<i>Alban Douillet and Guang R. Gao</i>	
Speculative Decoupled Software Pipelining	49
<i>Neil Vachharajani, Ram Rangan, Easwaran Raman, Matthew J. Bridges, Guilherme Ottoni, and David I. August</i>	
Rotating Register Allocation for Enhanced Pipeline Scheduling	60
<i>Suhyun Kim and Soo-Mook Moon</i>	

Hardware Track (Session 3): Verification & Security

Unified Architectural Support for Soft-Error Protection or Software Bug Detection.....	73
<i>Martin Dimitrov and Huiyang Zhou</i>	
Verification-Aware Microprocessor Design	83
<i>Anita Lungu and Daniel J. Sorin</i>	
l ² SEMS: Interconnects-Independent Security Enhanced Shared Memory Multiprocessor Systems	94
<i>Manhee Lee, Minseon Ahn, and Eun Jung Kim</i>	
Error Detection Using Dynamic Dataflow Verification.....	104
<i>Albert Meixner and Daniel J. Sorin</i>	

Software Track (Session 4): Optimizations

Extending Object-Oriented Optimizations for Concurrent Programs.....	119
<i>Kelly Heffner, David Tarditi, and Michael D. Smith</i>	
Language and Virtual Machine Support for Efficient Fine-Grained Futures in Java.....	130
<i>Lingli Zhang, Chandra Krintz, and Priya Nagpurkar</i>	
Call-Chain Software Instruction Prefetching in J2EE Server Applications	140
<i>Priya Nagpurkar, Harold W. Cain, Mauricio Serrano, Jong-Deok Choi, and Chandra Krintz</i>	
Detecting Change in Program Behavior for Adaptive Optimization	150
<i>Nitzan Peleg and Bilha Mendelson</i>	

Hardware Track (Session 5): Saving Energy

Reducing Energy Consumption of On-Chip Networks through a Hybrid Compiler-Runtime Approach.....	163
<i>Guangyu Chen, Feihui Li, and Mahmut Kandemir</i>	
An Energy Efficient Parallel Architecture Using Near Threshold Operation	175
<i>Ronald G. Dreslinski, Bo Zhai, Trevor Mudge, David Blaauw, and Dennis Sylvester</i>	

Software Track (Session 6): Algorithms

AA-Sort: A New Parallel Sorting Algorithm for Multi-core SIMD Processors.....	189
<i>Hiroshi Inoue, Takao Moriyama, Hideaki Komatsu, and Toshio Nakatani</i>	
The Fault Tolerant Parallel Algorithm: The Parallel Recomputing Based Failure Recovery	199
<i>Xuejun Yang, Yunfei Du, Panfeng Wang, Hongyi Fu, Jia Jia, Zhiyuan Wang, and Guang Suo</i>	

Hardware Track (Session 7): Processors

Paceline: Improving Single-Thread Performance in Nanoscale CMPs through Core Overclocking	213
<i>Brian Greskamp and Josep Torrellas</i>	
Early Register Release for Out-of-Order Processors with Register Windows.....	225
<i>Eduardo Quinones, Joan-Manuel Parcerisa, and Antonio Gonzalez</i>	
L1 Cache Filtering Through Random Selection of Memory References	235
<i>Yoav Etsion and Dror G. Feitelson</i>	
Effective Management of DRAM Bandwidth in Multicore Processors	245
<i>Nauman Rafique, Won-Taek Lim, and Mithuna Thottethodi</i>	

Software Track (Session 8): Compilers

A Loop Correlation Technique to Improve Performance Auditing	259
<i>Jeremy Lau, Matthew Arnold, Michael Hind, and Brad Calder</i>	
Latency Hiding in Multi-threading and Multi-processing of Network Applications	270
<i>Xiaofeng Guo, Jinqun Dai, Long Li, Zhiyuan Lv, and Prashant R. Chandra</i>	

Introducing Control Flow into Vectorized Code..... 280
Jaewook Shin

Automatic Correction of Loop Transformations 292
Nicolas Vasilache, Albert Cohen, and Louis-Nöel Pouchet

Hardware Track (Session 9): Modeling & Measurement

FAME: FAirly MEasuring Multithreaded Architectures..... 305
Javier Vera, Francisco J. Cazorla, Alex Pajuelo, Oliveira J. Santana, Enrique Fernandez, and Mateo Valero

CIGAR: Application Partitioning for a CPU/Coprocessor Architecture 317
John H. Kelm, Isaac Gelado, Mark J. Murphy, Nacho Navarro, Steve Lumetta, and Wen-mei Hwu

Using Predictive Modeling for Cross-Program Design Space Exploration in Multicore Systems..... 327
Salman Khan, Polychronis Xekalakis, John Cavazos, and Marcelo Cintra

CacheScouts: Fine-Grain Monitoring of Shared Caches in CMP Platforms..... 339
Li Zhao, Ravi Iyer, Ramesh Illikkal, Jaideep Moses, Srihari Makineni, and Don Newell

Software Track (Session 10): Transactional Memory & Locks

Component-Based Lock Allocation..... 353
Richard L. Halpert, Christopher J. F. Pickett, and Clark Verbrugge

JudoSTM: A Dynamic Binary-Rewriting Approach to Software Transactional Memory 365
Marek Olszewski, Jeremy Cutler, and J. Gregory Steffan

The OpenTM Transactional Application Programming Interface..... 376
Woongki Baek, Chi Cao Minh, Martin Trautmann, Christos Kozyrakis, and Kunle Olukotun

A Study of a Transactional Parallel Routing Algorithm 388
Ian Watson, Chris Kirkham, and Mikel Luján

Poster Abstracts

Ring Prediction for Non-Uniform Cache Architectures 401
Sayaka Akioka, Feihui Li, Mahmut Kandemir, Padma Raghavan, and Mary Jane Irwin

Source Level Merging of Independent Programs 402
Yosi Ben Asher and Moshe Yuda

Studying the Impact of Synchronization Frequency on Scheduling Tasks with Dependencies
in Heterogeneous Systems 403
F. M. Ciorba, I. Riakiotakis, G. Papakonstantinou, T. Andronikos, and A. T. Chronopoulos

Fast Prototyping of Complex Signal and Image Processing Applications on SOC using Homogenous
Network of Communicating Processors 404
Lionel Damez and Jean Pierre Dérutin

Stream Scheduling: A Framework to Manage Bulk Operations in a Memory Hierarchy..... 405
Abhishek Das and William J. Dally

Studying Compiler Microarchitecture Interactions through Interval Analysis.....	406
<i>Stijn Eyerman, Lieven Eeckhout, and James E. Smith</i>	
FastForward for Efficient Pipeline Parallelism	407
<i>John Giacomoni, Tipp Moseley, and Manish Vachharajani</i>	
The Automatic Transformation of Linked List Data Structures	408
<i>Sven Groot, Harmen L.A. van der Spek, Erwin M. Bakker, and Harry A.G. Wijshoff</i>	
Trace-Based Automatic Padding for Locality Improvement with Correlative Data Visualization Interface	409
<i>Marco Höbbel, Thomas Rauber, and Carsten Scholtes</i>	
A New Parallel Gauss-Seidel Method by Iteration Space Alternate Tiling	410
<i>Changjun Hu, Jilin Zhang, Jue Wang, Jianjiang Li, and Liang Ding</i>	
Performance Portable Optimizations for Loops Containing Communication Operations.....	411
<i>Costin Iancu, Wei Chen, and Katherine Yelick</i>	
Exploring the Application Behavior Space Using Parameterized Synthetic Benchmarks	412
<i>Ajay M. Joshi, Lieven Eeckhout, and Lizy K. John</i>	
Studying Asynchronous Shared Memory Computations	413
<i>Simo Juvaste</i>	
Fast Track: Supporting Unsafe Optimizations with Software Speculation.....	414
<i>Kirk Kelsey, Chengliang Zhang, and Chen Ding</i>	
Hybrid Specialization: A Trade-Off between Static and Dynamic Specialization	415
<i>Minhaj Ahmad Khan, Henri-Pierre Charles, and Denis Barthou</i>	
Rate-Driven Control of Resizable Caches for Highly Threaded SMT Processors.....	416
<i>Sonia Lopez, Steven Dropsho, David H. Albonesi, Oscar Garnica, and Juan Lanchares</i>	
Redesigning Parallel Symbolic Computations Packages	417
<i>Georgiana Macariu, Marc Frîncu, Alexandru Cârstea, Dana Petcu, and Andrei Eckstein</i>	
MLP-Aware Dynamic Cache Partitioning.....	418
<i>Miquel Moretó, Francisco J. Cazorla, Alex Ramirez, and Mateo Valero</i>	
A Lightweight Model for Software Thread-Level Speculation (TLS).....	419
<i>Cosmin E. Oancea and Alan Mycroft</i>	
HelperCore _{DB} : Exploiting Multicore Technology for Databases	420
<i>Kostas Papadopoulos, Kyriakos Stavrou, and Pedro Trancoso</i>	
Data Structure Exploration of Dynamic Applications	421
<i>L. Papadopoulos, C. Baloukas, D. Soudris, K. Potamianos, and N. Voros</i>	
Dynamic Cache Placement with Two-Level Mapping to Reduce Conflict Misses.....	422
<i>Kaushik Rajan, R. Govindarajan, and Bharadwaj Amrutur</i>	
Runahead Threads: Reducing Resource Contention in SMT Processors	423
<i>Tanausú Ramirez, Alex Pajuelo, Oliverio J. Santana, and Mateo Valero</i>	

Reducing the Impact of Process Variability with Prefetching and Criticality-Based Resource Allocation	424
<i>Bogdan F. Romanescu, Michael E. Bauer, Daniel J. Sorin, and Sule Ozev</i>	
Drug Design on the Cell BroadBand Engine.....	425
<i>Harald Servat, Cecilia Gonzalez, Xavier Aguilar, Daniel Cabrera, and Daniel Jimenez</i>	
Bridging Inputs and Program Dynamic Behavior	426
<i>Xipeng Shen and Feng Mao</i>	
Power-Aware Compiler Controllable Chip Multiprocessor.....	427
<i>Hiroaki Shikano, Jun Shirako, Yasutaka Wada, Keiji Kimura, and Hironori Kasahara</i>	
RSTM: A Relaxed Consistency Software Transactional Memory on Multicores.....	428
<i>Jaswanth Sreeram, Romain Cledat, Tushar Kumar, and Santosh Pande</i>	
VB-MT: Design Issues and Performance of the Validation Buffer Microarchitecture for Multithreaded Processors	429
<i>R. Ubal, J. Sahuquillo, S. Petit, P. López, and J. Duato</i>	
A Scalable Low Power Store Queue for Large Instruction Window Superscalar Processors	430
<i>Rajesh Vivekanandham and R. Govindarajan</i>	
Adapting to Intermittent Faults in Future Multicore Systems	431
<i>Philip M. Wells, Koushik Chakraborty, and Gurindar S. Sohi</i>	
A Phase-Adaptive Approach to Increasing Cache Performance	432
<i>Matthew A. Watkins, Sally A. McKee, and Lambert Schaelicke</i>	
Compiler Optimizations for Fault Tolerance Software Checking	433
<i>Jing Yu and María Jesús Garzarán</i>	
Optimizing Bandwidth Constraint through Register Interconnection for Stream Processors	434
<i>Weihua Zhang, Tao Bao, Binyu Zang, and Chuanqi Zhu</i>	
Author Index	435