

Proceedings of

Formal Methods in Computer Aided Design

12-16 November 2006, San Jose, California, USA



Los Alamitos, California

Washington • Tokyo

Table of Contents: FMCAD 2006

Formal Methods in Computer Aided Design

Preface	vii
Organizing Committee	viii
Program Committee	viii
Referees	ix

Hardware Verification

Enabling Large-Scale Pervasive Logic Verification through Multi-Algorithmic Formal Reasoning.....	3
<i>Jason Baumgartner, Tilman Glöckler, Devi Shanmugam, Rick Seigler, Gary Van Huben, Hari Mony, Paul Roessler, and Barinjato Ramanandray</i>	
Post-reboot Equivalence and Compositional Verification of Hardware.....	11
<i>Zurab Khasidashvili, Marcelo Skaba, Daber Kaiss, and Ziyad Hanna</i>	
Synchronous Elastic Networks.....	19
<i>Sava Krstić, Jordi Cortadella, Mike Kishinevsky, and John O’Leary</i>	

SAT-Based Methods

Finite Instantiations for Integer Difference Logic.....	31
<i>Hyondeuk Kim and Fabio Somenzi</i>	
Tracking MUSes and Strict Inconsistent Covers.....	39
<i>Éric Grégoire, Bertrand Mazure, and Cédric Plette</i>	
Ario: A Linear Integer Arithmetic Logic Solver.....	47
<i>Hossein Sheini and Karem Sakallah</i>	
Understanding the Dynamic Behaviour of Modern DPLL SAT Solvers through Visual Analysis.....	49
<i>Cameron Brien and Sharad Malik</i>	

Software Verification

Over-Approximating Boolean Programs with Unbounded Thread Creation.....	53
<i>Byron Cook, Daniel Kroening, and Natasha Sharygina</i>	
An Improved Distance Heuristic Function for Directed Software Model Checking.....	60
<i>Neha Rungta and Eric Mercer</i>	
Liveness and Boundedness of Synchronous Data Flow Graphs.....	68
<i>Amir Hossein Ghamarian, Marc Geilen, Twan Basten, Bart Theelen, Mohammad Reza Mousavi, and Sander Stuijk</i>	
Model Checking Data-Dependent Real-Time Properties of the European Train Control System.....	76
<i>Johannes Faber and Roland Meyer</i>	

Model Checking

Reducing Verification Complexity of a Multicore Coherence Protocol Using Assume/Guarantee	81
<i>Xiaofang Chen, Yu Yang, Ganesh Gopalakrishnan, and Ching-Tsun Chou</i>	
Advanced Unbounded Model Checking Based on AIGs, BDD Sweeping, and Quantifier Scheduling	89
<i>Florian Pigorsch, Christoph Scholl, and Stefan Disch</i>	
Symmetry Reduction for STE Model Checking	97
<i>Ashish Darbari</i>	
Thorough Checking Revisited	106
<i>Shiva Nejati, Mibaela Gheorghiu, and Marsha Chechik</i>	

Automata Theoretic Methods

Optimizations for LTL Synthesis	117
<i>Barbara Jobstmann and Roderick Bloem</i>	
From PSL to NBA: A Modular Symbolic Encoding	125
<i>Alessandro Cimatti, Marco Roveri, Simone Semprini, and Stefano Tonetta</i>	
Assume-Guarantee Reasoning for Deadlock	134
<i>Sagar Chaki and Nishant Sinha</i>	

Theorem Proving

A Refinement Method for Validity Checking of Quantified First-Order Formulas in Hardware Verification	145
<i>Husam Abu-Haimed, David Dill, and Sergey Berezin</i>	
An Integration of HOL and ACL2	153
<i>Michael Gordon, Warren Hunt, Matt Kaufmann, and James Reynolds</i>	
ACL2SIX : A Hint used to Integrate a Theorem Prover and an Automated Verification Tool	161
<i>Jun Sawada and Erik Reeber</i>	

Testing and Verification Applications

Automatic Generation of Scheduling for Improving the Test Coverage of Systems-on-a-Chip	171
<i>Claude Helmstetter, Florence Maraninchi, Laurent Maillet-Contoz, and Matthieu Moy</i>	
Simulation Bounds for Equivalence Verification of Arithmetic Datapaths with Finite Word-Length Operands	179
<i>Namrata Shekhar, Priyank Kalla, M. Brandon Meredith, and Florian Enescu</i>	
Design for Verification of the PCI-X Bus	187
<i>Ali Habibi, Haja Moinudeen, and Sofiene Tabar</i>	
Formal Analysis and Verification of an OFDM Modem Design Using HOL	189
<i>Abu Nasser Mohammed Abdullah, Behzad Akbarpour, and Sofiene Tabar</i>	
A Formal Model of Lower System Layers	191
<i>Julien Schmaltz</i>	

Author Index	193
---------------------------	------------