

2007 IEEE Electrical Performance of Electronic Packaging

**Atlanta, GA
29-31 October 2007**



IEEE Catalog Number:
ISBN 10:
ISBN 13:

CFP07EPP-PRT
1-4244-0883-0
978-1-4244-0883-2

Table of Contents

CPU Generated Binary and Ternary Loads for Power Delivery Assessment	1
<i>William Lambert and Rajapandian Ayyanar</i>	
Measurement of Supply Pin Current Distributions in Integrated Circuit Packages	5
<i>James A. Weaver and Mark A. Horowitz</i>	
A Method for Measuring Vref Noise Tolerance of DDR2-SDRAM on Test Board Simulating Actual Memory Module	9
<i>Yutaka Uematsu, Hideki Osaka, Yoji Nishio and Susumu Hatano</i>	
Test Chip Electrical Measurements with Model Correlation	13
<i>Michael A. Lamson</i>	
Swarm Intelligence for Electrical Design Space Exploration	17
<i>Navraj Singh, Bhyrav Mutnury, Caleb Wesley, Nam Pham, Erdem Matoglu, Moises Cases, and Daniel N de Araujo</i>	
6b9b Encoding Scheme for Improving Single-Ended Interface Bandwidth and Reducing Power Consumption without Pin Count Increase	21
<i>Brian Wang, Min Wang and Woong Hwan Ryu</i>	
Modeling and Analysis Techniques of Jitter Enhancement Across High-Speed Interconnect Systems	25
<i>Wendemagegnehu Beyene</i>	
Prediction of System Performance Based on Component Jitter and Noise Budgets	29
<i>Dan Oh, Frank Lambrecht, JiHong Ren, Sam Chang, Ben Chia, Chris Madden, and Chuck Yuan</i>	
Electrical Analysis of Multi-board PCB Systems with Differential Signaling Considering Non-ideal Common Ground Connection	33
<i>Mosin Mondal, Bhyrav Mutnury, Pravin Patel, Samuel Connor, Bruce Archambeault and Moises Cases</i>	
A Refinement Procedure for S-Parameter DC Extrapolation based on Sampling Theorem and Causality	37
<i>Hao Shi</i>	
Fast Macromodeling Technique of Sampled Time/Frequency Data Using z-domain Vector-Fitting Method	41
<i>Yidnek S. Mekonnen and Jose E. Schutt-Aine</i>	
Parametric Macromodeling of Multiport Networks from Tabulated Data	45
<i>P. Triverio, M. S. Nakhla and S. Grivet-Talocia</i>	
Weighting Strategies for Passivity Enforcement Schemes	49
<i>A. Ubolli and S. Grivet-Talocia</i>	
SPICE-Compatible Representations of S-Parameter Matrices of Passive Networks with Transport Delay	53
<i>Se-Jung Moon and A.C. Cangellaris</i>	

Extended Segmentation Procedure for Electromagnetic Modeling of the Power Distribution Network	57
<i>Varvara Kollia and Andreas C. Cangellaris</i>	
Efficient Full-Wave Analysis of Multilayer Interconnection Structures Using a Novel Domain Decomposition... Model Order Reduction Method	61
<i>Shih-Hao Lee and Jian-Ming Jin</i>	
Stochastic High Order Basis Functions for Volume Integral Equation with Surface Roughness.....	65
<i>Tarek Moselhy and Luca Daniel</i>	
SW-HW-EM modeling flow for multi-port EMI optimization of component placement in mobile devices	69
<i>Timo Tarvainen, Tuukka Ruokamo, Lauri Hynynen, Ilkka Kelder and Pia Kotiranta</i>	
Maintaining System Signal and Power Integrity Characteristics as Part of a Module Cost-Reduction Exercise	73
<i>P.E. Dahlen, T. Timpane, D.J. Becker, T.W. Liang, W.D. Martin, P. Rudrud and G.K. Bartley</i>	
Design, Analysis, and Optimization of DDR2 Memory Power Delivery Network	77
<i>Junho Lee, Hyunseok Kim, Kimyung Kyung, Minyoung You, Hyungdong Lee, Kunwoo Park, and Byongtae Chung</i>	
A Hybrid Electromagnetic Bandgap (EBG) Power Plane with Discrete Inductors for Broadband Noise Suppression.....	81
<i>William E.McKinzie III</i>	
Plate Orientation Effect on the Inductance of Multi-Layer Ceramic Capacitors.....	85
<i>Hocheol Kwak, Haixin Ke, Byoung Hwa Lee and Todd Hubing</i>	
Distributed On-chip Power Supply Noise Characterization of the Cell Broadband Engine	89
<i>Yaping Zhou, Paul M. Harvey, Brian Flachs, John Liberty, Gilles Gervais, Rohan Mandrekar, Howard H. Chen and Tetsuji Tamura</i>	
Wafer Level Fabrication and Packaging of Miniature Combiner Filters.....	93
<i>Sarabjit Mehta and Peter Petre</i>	
Parasitic-Aware RF Design via Parameterization of Embedded Passives on Multilayer Organic Substrates	97
<i>Madhavan Swaminathan, Sung-Hwan Min, Chung-Seok Seo, Semyon Lapushin, Larry Carastro, Sidharth Dalmia, and George White</i>	
Coupled Analysis of Quasi-static and Full-Wave Solution towards IC, Package and Board Co-design	101
<i>Jifeng Mao, Greg Fitzgerald, An-Yu Kuo and Sidina Wane</i>	
Automatic Layout Generation of RF Embedded Passive Designs	105
<i>Mohit Pathak, Satya Vadlamudi, Josh Beaver, and Sung Kyu Lim</i>	
Fast Algorithm for Determining Eye-Diagram Characteristics of Lossy Transmission Lines.....	109
<i>Jeng-Hau Lin, Wei-Da Guo, Guang-Hwa Shiue, Chien-Min Lin, Tian-Wei Huang, and Ruey-Beei Wu</i>	

SI-PD Co-simulation and Co-design Methodology for High Speed Channel	113
<i>Myoung Joon Choi, Vishram S. Pandit, and Woong Hwan Ryu</i>	
Fast ISI Characterization of Passive Channels Using Extreme Value Distribution	117
<i>Yu Chang and Dan Oh</i>	
Long Range Connector Via Coupling Effects for High Speed Signals	121
<i>Thomas-Michael Winkel, Roland Frech and Thomas Gneiting</i>	
Jitter Amplification Considerations for PCB Clock Channel Design	125
<i>Chris Madden, Sam Chang, Dan Oh, and Chuck Yuan</i>	
System Margin Improvement with Multiphase Equalization for High-Speed Links	129
<i>Jihong Ren and Dan Oh</i>	
Reflectionless Design for Differential-Via Transitions Using Neural Network-Based Approach	133
<i>Yung-Shou Jeng, Wei-Da Guo, Guang-Hwa Shiue, Chien-Min Lin and Ruey-Beei Wu</i>	
On-Package Continuous-Time Linear Equalizer using Embedded Passive Components	137
<i>Jaemin Shin and Kemal Aygun</i>	
Crosstalk Measurement, Extraction and Validation in 10Gbps Serial Systems	141
<i>P. Patel, R. Ahmed, B. Herrman, M. Cases, P. Seidel, G. Oganessyan and R. Fox</i>	
Predicting and Optimizing Jitter and Eye-Opening Based on Bitonic Step Response	145
<i>Haikun Zhu, Chung-Kuan Cheng, Alina Deutsch and George Katopis</i>	
Predictions of the Worst-Case Crosstalk Including ISI Effect and the Worst-Case Eye Opening Including Crosstalk Effect for Electronic Packaging System Design	149
<i>Zhaoqing Chen</i>	
Package Performance Improvement with Counter-Discontinuity and its Effective Bandwidth	153
<i>Nanju Na, Mark Bailey and Asad Kalantarian</i>	
DESIGN MARGIN METHODOLOGY FOR DDR INTERFACE	157
<i>Soujanya Sarkar, Amit Brahme and Subash Chandar G.</i>	
System Design for 3D Multi-FPGA Packaging	161
<i>Thorlindur Thorolfsson and Paul D. Franzon</i>	
Physically-Consistent Broadband Material Model Generation for Microstrip Transmission Lines	165
<i>Zhen Zhou and Kathleen L. Melde</i>	
Computation of Intra-pair Skew for Imbalance Differential Line using Modified Mixed-mode S-parameter	169
<i>Seungyong Baek, Eric Lee, and Baegin Sung</i>	
Application of Integral Analysis Technique to Determine Signal- and Power Integrity of Advanced Packages	173
<i>Nebojsa Nenadovic, Ekkehard Miersch, Martin Versleijen and Sidina Wane</i>	
Investigating the Impact of Supply Noise on the Jitter in Gigabit I/O Interfaces	177
<i>Ralf Schmitt, Hai Lan, Chris Madden, and Chuck Yuan</i>	

A Novel EBG Power Plane with Stopband Enhancement using Artificial Substrate.....	181
<i>Ting-Kuang Wang, Tzu-Wei Han and Tzong-Lin Wu</i>	
Performance Impact of Simultaneous Switching Output Noise on Graphic Memory Systems.....	185
<i>Joong-Ho Kim, Woopoung Kim, Dan Oh, Ralf Schmitt, June Feng, Chuck Yuan, Lei Luo and John Wilson</i>	
Selection Criteria and Tradeoffs for 0402 and 0204 Ceramic Chip Capacitors for On-Package Decoupling Applications	189
<i>Brian Young</i>	
Power Delivery for 3D Chip Stacks: Physical Modeling and Design Implication	193
<i>Gang Huang, Muhannad Bakir, Azad Naeemi, Howard Chen and James D. Meindl</i>	
Characterization of Metamaterial Interconnects	197
<i>Asanee Suntives, Arash Khajooeizadeh and Ramesh Abhari</i>	
Dual-Mode High-Speed Data Transmission Using Substrate Integrated Waveguide Interconnects.....	201
<i>Asanee Suntives and Ramesh Abhari</i>	
High-frequency characterization and simulation of conductor loss in printable electronics technology	205
<i>Vesa Pynttari, Riku Makinen, Juha Lilja, Ville Pekkanen, Matti Mantysalo, Pauliina Mansikkamaki and Markku Kivikoski</i>	
Modeling of the Resistive and Inductive Behaviour of Layered and Coated Conductors	209
<i>Thomas Demeester and Daniel De Zutter</i>	
Vertical Differential Pair Routing in High Performance Ceramic Multi-chip Module Packages	213
<i>Franklin Baez, Peter Van Dyke and Christopher Spring</i>	
LIM-Based Algorithms for the Transient Simulation of Large Networks	217
<i>Jose Schutt-Aine</i>	
Parallel Simulation of High-Speed Interconnects using Delay Extraction and Transverse Partitioning	221
<i>Natalie Nakhla, Michel Nakhla, Ram Achar and Albert Ruehli</i>	
Parallel Waveform Relaxation and Matrix Solution for Large PEEC Model Problems	225
<i>Giulio Antonini, Jonas Ekman and Albert E. Ruehli</i>	
Efficient Signal and Power Integrity Analysis Using Parallel Techniques	229
<i>Tao Su, Xiaofeng Wang, Zhengang bai and Venkata Vennam</i>	
Parallel Algorithms for Fast Integral Equation Based Solvers	233
<i>Xiren Wang and Vikram Jandhyala</i>	
A New Macromodeling Approach for Digital Output Drivers and Application in Simultaneous Switching Noise Analysis.....	237
<i>Benjamin R. Buhrow, Erik S. Daniel and Barry K. Gilbert</i>	
Chip Power Model - A New Methodology for System Power Integrity Analysis and Design.....	241
<i>Emre Kulali, Evgeny Wasserman and Ji Zheng</i>	

An Efficient Method for Power integrity and EMI Analysis of Irregular-Shaped Power/Ground Planes in Packages	245
<i>En-Xiao Liu, Xingchang Wei, Zaw Zaw Oo and Er-Ping Li</i>	
Determination of the broadband transmission line parameters of lossy lines using the Dirichlet to Neumann operator	249
<i>Thomas Demeester and Daniel De Zutter</i>	
ANALYSIS OF POWER DISTRIBUTION NETWORKS USING MULTICONDUCTOR TRANSMISSION LINE THEORY	253
<i>K. Payandehjoo, D. Kostka, and R. Abhari</i>	
Modeling of Advanced Multilayered Packages with Multiple Vias and Finite Ground Planes.....	257
<i>En-Xiao Liu, Xingchang Wei, Zaw Zaw Oo, Er-Ping Li, and Le-Wei Li</i>	
A Domain Decomposition Method for the Finite Element Simulation of Circuit Board Interconnects	261
<i>Kaiyu Mao, Jilin Tan and Jian-Ming Jin</i>	
Multi-Rate FDTD Method for Fast Electromagnetic Simulation	265
<i>Yuya NAKAZONO and Hideki ASAI</i>	
A Recovery Algorithm of Linear Complexity in the Time-Domain Layered Finite Element Reduction Recovery (LAFE-RR) Method for Large Scale Electromagnetic Analysis of High-Speed ICs.....	269
<i>Houle Gan and Dan Jiao</i>	
Choosing the Right Number of Basis Functions in Multiscale Transient Simulation Using Laguerre Polynomials	273
<i>K. Srinivasan, P. Yadav, E. Engin and M. Swaminathan</i>	
An Efficient 3D-to-2D Reduction Technique for Frequency-Domain Layered Finite Element Analysis of Large-Scale High-Frequency Integrated Circuits.....	277
<i>Feng Sheng, Sourav Chakravarty and Dan Jiao</i>	
TwinAx Differential Cable Helical Shield Wrap Modeling	281
<i>D.N. de Araujo, M. Commens and B. Mutnury</i>	
Efficient, Automatic Model Order Determination and Model Generation for Tabulated S-parameters	285
<i>Mengmeng Ding and David Smart</i>	
A Rapid Link Analysis Technique Using Four-Port Scattering Parameters	289
<i>Bart McCoy, Jonathan Coker, Robert Techentin, Barry Gilbert and Erik Daniel</i>	
In-Situ Characterization of High-Speed I/O Chip-Package Systems.....	293
<i>Jongshick Ahn, Sudeep Puligundla, Rizwan Bashirullah, Robert M. Fox and William R. Eisenstadt</i>	
Broadband On-Wafer Calibrations Comparison for Accuracy and Repeatability on Co-Planar Waveguide Structures.....	297
<i>Qian Li and Kathleen L. Melde</i>	
Study of High Speed Current Excitation Reverse Engineering Methodology Using Measured Voltage and PDN Impedance Profile from a Running Microprocessor	301
<i>Huang Jimmy Huat Since, Bin Yusof Ahmad Jalaluddin and Ong Alvin Yih Yeong</i>	

A Parallel Hierarchical Solver for the Integral Equation	305
<i>F. P. Andriulli, H. Bagei, F. Vipiana, G. Vecchi and E. Michielssen</i>	
FAST EMC ANALYSIS OF HIGH-SPEED INTERCONNECTS VIA WAVEFORM RELAXATION AND TRANSVERSE PARTITIONING	309
<i>Arvind Sridhar, Natalie Nakhla, Ram Achar and Michel Nakhla</i>	
Parallel Discrete Complex Image Method for Barnes-Hut Accelerated Capacitance Extraction in Multilayered Substrates	313
<i>Khalid Butt, Ian Jeffrey, Feng Ling and Vladimir Okhmatovski</i>	
Parallelization of the Reduced-Coupling Technique for a Method-of-Moments-Based Field Solver Used for Product-Level Wide Data-Bus Analysis	317
<i>A. J. Hesford, J. D. Morsey, W. C. Chew, A. Deutsch and H. H. Smith</i>	
Efficient Parameterized Nonlinear Simulation of VLSI Circuits using Domain Decomposition Techniques	321
<i>A. Jerome, P. Gunupudi and M. Nakhla</i>	
Macromodels of IC Buffers Allowing for Large Power Supply Fluctuations	325
<i>I. S. Stievano, C. Siviero, I. A. Maio and F. G. Canavero</i>	
System level Validation of Improved IO Buffer Behavioral Modeling Methodology Based on IBIS	329
<i>Amrisha Varma, Michael Steer and Paul Franzon</i>	
Electromagnetic Simulation for Inhomogeneous Interconnect and Packaging Structures	333
<i>Lijun Jiang, Barry J Rubin, Yuan Liu, Jason D Morsey and Alina Deustch</i>	
Cylindrical Conduction Mode Basis Functions for Modeling of Inductive Couplings in System-in-Package (SiP)	337
<i>Ki Jin Han, Ege Engin and Madhavan Swaminathan</i>	