2007 IEEE Electrical Performance of Electronic Packaging

Atlanta, GA
29-31 October 2007

IEEE Catalog Number: CFP07EPP-PRT
ISBN 10: 1-4244-0883-0
ISBN 13: 978-1-4244-0883-2

Table of Contents

CPU Generated Binary and Ternary Loads for Power Delivery Assessment **1**
William Lambert and Rajapandian Ayyanar

Measurement of Supply Pin Current Distributions in Integrated Circuit Packages **5**
James A. Weaver and Mark A. Horowitz

A Method for Measuring Vref Noise Tolerance of DDR2-SDRAM on Test Board Simulating Actual Memory Module **9**
Yutaka Uematsu, Hideki Osaka, Yoji Nishio and Susumu Hatano

Test Chip Electrical Measurements with Model Correlation **13**
Michael A. Lamson

Swarm Intelligence for Electrical Design Space Exploration **17**
Navraj Singh, Bhyrav Mutnury, Caleb Wesley, Nam Pham, Erdem Matoglu, Moises Cases, and Daniel N de Araujo

6b9b Encoding Scheme for Improving Single-Ended Interface Bandwidth and Reducing Power Consumption without Pin Count Increase **21**
Brian Wang, Min Wang and Woong Hwan Ryu

Modeling and Analysis Techniques of Jitter Enhancement Across High-Speed Interconnect Systems **25**
Wendemagegnehu Beyene

Prediction of System Performance Based on Component Jitter and Noise Budgets **29**
Dan Oh, Frank Lambrecht, JiHong Ren, Sam Chang, Ben Chia, Chris Madden, and Chuck Yuan

Electrical Analysis of Multi-board PCB Systems with Differential Signaling Considering Non-ideal Common Ground Connection **33**
Mosin Mondal, Bhyrav Mutnury, Pravin Patel, Samuel Connor, Bruce Archambeault and Moises Cases

A Refinement Procedure for S-Parameter DC Extrapolation based on Sampling Theorem and Causality **37**
Hao Shi

Fast Macromodeling Technique of Sampled Time/Frequency Data Using z-domain Vector-Fitting Method **41**
Yidnek S. Mekonnen and Jose E. Schutt-Aine

Parametric Macromodeling of Multiport Networks from Tabulated Data **45**
P. Triverio, M. S. Nakhla and S. Grivet-Talocia

Weighting Strategies for Passivity Enforcement Schemes **49**
A. Ubolli and S. Grivet-Talocia

SPICE-Compatible Representations of S-Parameter Matrices of Passive Networks with Transport Delay **53**
Se-Jung Moon and A.C. Cangellaris

Extended Segmentation Procedure for Electromagnetic Modeling of the Power Distribution Network **57**
Varvara Kollia and Andreas C. Cangellaris

Efficient Full-Wave Analysis of Multilayer Interconnection Structures Using a Novel Domain Decomposition… Model Order Reduction Method **61**
Shih-Hao Lee and Jian-Ming Jin

Stochastic High Order Basis Functions for Volume Integral Equation with Surface Roughness **65**
Tarek Moselhy and Luca Daniel

SW-HW-EM modeling flow for multi-port EMI optimization of component placement in mobile devices **69**
Timo Tarvainen, Tuukka Ruokamo, Lauri Hynynen, Ilkka Kelander and Pia Kotiranta

Maintaining System Signal and Power Integrity Characteristics as Part of a Module Cost-Reduction Exercise **73**
P.E. Dahlen, T. Timpane, D.J. Becker, T.W. Liang, W.D. Martin, P. Rudrud and G.K. Bartley

Design, Analysis, and Optimization of DDR2 Memory Power Delivery Network **77**
Junho Lee, Hyunseok Kim, Kimyung Kyung, Minyoung You, Hyungdong Lee, Kunwoo Park, and Byongtae Chung

A Hybrid Electromagnetic Bandgap (EBG) Power Plane with Discrete Inductors for Broadband Noise Suppression **81**
William E.McKinzie III

Plate Orientation Effect on the Inductance of Multi-Layer Ceramic Capacitors **85**
Hocheol Kwak, Haixin Ke, Byoung Hwa Lee and Todd Hubing

Distributed On-chip Power Supply Noise Characterization of the Cell Broadband Engine **89**
Yaping Zhou, Paul M. Harvey, Brian Flachs, John Liberty, Gilles Gervais, Rohan Mandrekar, Howard H. Chen and Tetsuji Tamura

Wafer Level Fabrication and Packaging of Miniature Combline Filters **93**
Sarabjit Mehta and Peter Petre

Parasitic-Aware RF Design via Parameterization of Embedded Passives on Multilayer Organic Substrates **97**
Madhavan Swaminathan, Sung-Hwan Min, Chung-Seok Seo, Semyon Lapushin, Larry Carastro, Sidharth Dalmia, and George White

Coupled Analysis of Quasi-static and Full-Wave Solution towards IC, Package and Board Co-design **101**
Jifeng Mao, Greg Fitzgerald, An-Yu Kuo and Sidina Wane

Automatic Layout Generation of RF Embedded Passive Designs **105**
Mohit Pathak, Satya Vadlamudi, Josh Beaver, and Sung Kyu Lim

Fast Algorithm for Determining Eye-Diagram Characteristics of Lossy Transmission Lines **109**
Jeng-Hau Lin, Wei-Da Guo, Guang-Hwa Shiue, Chien-Min Lin, Tian-Wei Huang, and Ruey-Beei Wu

SI-PD Co-simulation and Co-design Methodology for High Speed Channel **113**
Myoung Joon Choi, Vishram S. Pandit, and Woong Hwan Ryu

Fast ISI Characterization of Passive Channels Using Extreme Value Distribution **117**
Yu Chang and Dan Oh
Long Range Connector Via Coupling Effects for High Speed Signals **121**
Thomas-Michael Winkel, Roland Frech and Thomas Gneiting

Jitter Amplification Considerations for PCB Clock Channel Design **125**
Chris Madden, Sam Chang, Dan Oh, and Chuck Yuan

System Margin Improvement with Multiphase Equalization for High-Speed Links **129**
Jihong Ren and Dan Oh

Reflectionless Design for Differential-Via Transitions Using Neural Network-Based Approach **133**
Yung-Shou Jeng, Wei-Da Guo, Guang-Hwa Shiue, Chien-Min Lin and Ruey-Beei Wu

On-Package Continuous-Time Linear Equalizer using Embedded Passive Components **137**
Jaemin Shin and Kemal Aygun

Crosstalk Measurement, Extraction and Validation in 10Gbps Serial Systems **141**
P. Patel, R. Ahmed, B. Herrman, M.Cases, P.Seidel, G. Oganessyan and R. Fox

Predicting and Optimizing Jitter and Eye-Opening Based on Bitonic Step Response **145**
Haikun Zhu, Chung-Kuan Cheng, Alina Deutsch and George Katopis

Predictions of the Worst-Case Crosstalk Including ISI Effect and the Worst-Case Eye Opening Including Crosstalk Effect for Electronic Packaging System Design **149**
Zhaoqing Chen

Package Performance Improvement with Counter-Discontinuity and its Effective Bandwidth **153**
Nanju Na, Mark Bailey and Asad Kalantarian

DESIGN MARGIN METHODOLOGY FOR DDR INTERFACE **157**
Soujanna Sarkar, Amit Brahme and Subash Chandar G.

System Design for 3D Multi-FPGA Packaging **161**
Thorlindur Thorolfsson and Paul D. Franzon

Physically-Consistent Broadband Material Model Generation for Microstrip Transmission Lines **165**
Zhen Zhou and Kathleen L. Melde

Computation of Intra-pair Skew for Imbalance Differential Line using Modified Mixed-mode S-parameter **169**
Seungyong Baek, Eric Lee, and Baegin Sung

Application of Integral Analysis Technique to Determine Signal- and Power Integrity of Advanced Packages **173**
Nebojsa Nenadovic, Ekkehard Miersch, Martin Versleijen and Sidina Wane

Investigating the Impact of Supply Noise on the Jitter in Gigabit I/O Interfaces **177**
Ralf Schmitt, Hai Lan, Chris Madden, and Chuck Yuan

A Novel EBG Power Plane with Stopband Enhancement using Artificial Substrate **181**
Ting-Kuang Wang, Tzu-Wei Han and Tzong-Lin Wu

Performance Impact of Simultaneous Switching Output Noise on Graphic Memory Systems **185**
Joong-Ho Kim, Woopoung Kim, Dan Oh, Ralf Schmitt, June Feng, Chuck Yuan, Lei Luo and John Wilson

Selection Criteria and Tradeoffs for 0402 and 0204 Ceramic Chip Capacitors for On-Package Decoupling Applications **189**
Brian Young

Power Delivery for 3D Chip Stacks: Physical Modeling and Design Implication **193**
Gang Huang, Muhannad Bakir, Azad Naeemi, Howard Chen and James D. Meindl

Characterization of Metamaterial Interconnects **197**
Asanee Suntives, Arash Khajooeizadeh and Ramesh Abhari

Dual-Mode High-Speed Data Transmission Using Substrate Integrated Waveguide Interconnects **201**
Asanee Suntives and Ramesh Abhari

High-frequency characterization and simulation of conductor loss in printable electronics technology **205**
Vesa Pynttari, Riku Makinen, Juha Lilja, Ville Pekkanen, Matti Mantysalo, Pauliina Mansikkamaki and Markku Kivikoski

Modeling of the Resistive and Inductive Behaviour of Layered and Coated Conductors **209**
Thomas Demeester and Daniel De Zutter

Vertical Differential Pair Routing in High Performance Ceramic Multi-chip Module Packages **213**
Franklin Baez, Peter Van Dyke and Christopher Spring

LIM-Based Algorithms for the Transient Simulation of Large Networks **217**
Jose Schutt-Aine

Parallel Simulation of High-Speed Interconnects using Delay Extraction and Transverse Partitioning **221**
Natalie Nakhla, Michel Nakhla, Ram Achar and Albert Ruehli

Parallel Waveform Relaxation and Matrix Solution for Large PEEC Model Problems **225**
Giulio Antonini, Jonas Ekman and Albert E. Ruehli

Efficient Signal and Power Integrity Analysis Using Parallel Techniques **229**
Tao Su, Xiaofeng Wang, Zhengang bai and Venkata Vennam

Parallel Algorithms for Fast Integral Equation Based Solvers **233**
Xiren Wang and Vikram Jandhyala

A New Macromodeling Approach for Digital Output Drivers and Application in Simultaneous Switching Noise Analysis **237**
Benjamin R. Buhrow, Erik S. Daniel and Barry K. Gilbert

Chip Power Model - A New Methodology for System Power Integrity Analysis and Design **241**
Emre Kulali, Evgeny Wasserman and Ji Zheng

An Efficient Method for Power integrity and EMI Analysis of Irregular-Shaped Power/Ground Planes in Packages **245**
En-Xiao Liu, Xingchang Wei, Zaw Zaw Oo and Er-Ping Li

Determination of the broadband transmission line parameters of lossy lines using the Dirichlet to Neumann operator **249**
Thomas Demeester and Daniel De Zutter

ANALYSIS OF POWER DISTRIBUTION NETWORKS USING MULTICONDUCTOR TRANSMISSION LINE THEORY **253**
K. Payandehjoo, D. Kostka, and R. Abhari

Modeling of Advanced Multilayered Packages with Multiple Vias and Finite Ground Planes **257**
En-Xiao Liu, Xingchang Wei, Zaw Zaw Oo, Er-Ping Li, and Le-Wei LI

A Domain Decomposition Method for the Finite Element Simulation of Circuit Board Interconnects **261**
Kaiyu Mao, Jilin Tan and Jian-Ming Jin

Multi-Rate FDTD Method for Fast Electromagnetic Simulation **265**
Yuya NAKAZONO and Hideki ASAI

A Recovery Algorithm of Linear Complexity in the Time-Domain Layered Finite Element Reduction Recovery (LAFE-RR) Method for Large Scale Electromagnetic Analysis of High-Speed ICs **269**
Houle Gan and Dan Jiao

Choosing the Right Number of Basis Functions in Multiscale Transient Simulation Using Laguerre Polynomials **273**
K. Srinivasan, P. Yadav, E. Engin and M. Swaminathan

An Efficient 3D-to-2D Reduction Technique for Frequency-Domain Layered Finite Element Analysis of Large-Scale High-Frequency Integrated Circuits **277**
Feng Sheng, Sourav Chakravarty and Dan Jiao

TwinAx Differential Cable Helical Shield Wrap Modeling **281**
D.N. de Araujo, M. Commens and B. Mutnury

Efficient, Automatic Model Order Determination and Model Generation for Tabulated S-parameters **285**
Mengmeng Ding and David Smart

A Rapid Link Analysis Technique Using Four-Port Scattering Parameters **289**
Bart McCoy, Jonathan Coker, Robert Techentin, Barry Gilbert and Erik Daniel

In-Situ Characterization of High-Speed I/O Chip-Package Systems **293**
Jongshick Ahn, Sudeep Puligundla, Rizwan Bashirullah, Robert M. Fox and William R. Eisenstadt

Broadband On-Wafer Calibrations Comparison for Accuracy and Repeatability on Co-Planar Waveguide Structures **297**
Qian Li and Kathleen L. Melde

Study of High Speed Current Excitation Reverse Engineering Methodology Using Measured Voltage and PDN Impedance Profile from a Running Microprocessor **301**
Huang Jimmy Huat Since, Bin Yusof Ahmad Jalaluddin and Ong Alvin Yih Yeong

A Parallel Hierarchical Solver for the Integral Equation **305**
F. P. Andriulli, H. Bagei, F. Vipiana, G. Vecchi and E. Michielssen

FAST EMC ANALYSIS OF HIGH-SPEED INTERCONNECTS VIA WAVEFORM RELAXATION AND TRANSVERSE PARTITIONING **309**
Arvind Sridhar, Natalie Nakhla, Ram Achar and Michel Nakhla

Parallel Discrete Complex Image Method for Barnes-Hut Accelerated Capacitance Extraction in Multilayered Substrates **313**
Khalid Butt, Ian Jeffrey, Feng Ling and Vladimir Okhmatovski

Parallelization of the Reduced-Coupling Technique for a Method-of-Moments-Based Field Solver Used for Product-Level Wide Data-Bus Analysis **317**
A. J. Hesford, J. D. Morsey, W. C. Chew, A. Deutsch and H. H. Smith

Efficient Parameterized Nonlinear Simulation of VLSI Circuits using Domain Decomposition Techniques **321**
A. Jerome, P. Gunupudi and M. Nakhla

Macromodels of IC Buffers Allowing for Large Power Supply Fluctuations **325**
I. S. Stievano, C. Siviero, I. A. Maio and F. G. Canavero

System level Validation of Improved IO Buffer Behavioral Modeling Methodology Based on IBIS **329**
Ambrish Varma, Michael Steer and Paul Franzon

Electromagnetic Simulation for Inhomogeneous Interconnect and Packaging Structures **333**
Lijun Jiang, Barry J Rubin, Yuan Liu, Jason D Morsey and Alina Deustch

Cylindrical Conduction Mode Basis Functions for Modeling of Inductive Couplings in System-in-Package (SiP) **337**
Ki Jin Han, Ege Engin and Madhavan Swaminathan