

# **2007 IEEE International Symposium on Nanoscale Architecture**

**San Jose, CA  
21-22 October 2007**



**IEEE Catalog Number:** CFP07DTD-PRT  
**ISBN 10:** 1-4244-1790-2  
**ISBN 13:** 978-1-4244-1790-2

# Table of Contents

<b>Dynamic Redundancy Allocation for Reliable and High-Performance Nanocomputing .....</b>	<b>1</b>
<i>Shuo Wang, Lei Wang, Faquir Jain</i>	
<b>Design-Space Exploration of Fault-Tolerant Building Blocks for Large-Scale Quantum Computing .....</b>	<b>7</b>
<i>Tzvetan S. Metodi, Andrew W. Cross, Darshan D. Thaker, Isaac L. Chuang, Frederic T. Chong</i>	
<b>A Heterogeneous CMOS-CNT Architecture utilizing Novel Coding of Boolean Functions .....</b>	<b>15</b>
<i>Ashish Singh, Hady Ali Zeineddine, Adnan Aziz, Sriram Vishwanath, Michael Orshansky</i>	
<b>Analysis of Defect Tolerance in Molecular Electronics Using Information-Theoretic Measures.....</b>	<b>21</b>
<i>Jianwei Dai, Lei Wang, Faquir Jain</i>	
<b>Design Autoation for Hybrid CMOS-Nanoelectronics Crossbars.....</b>	<b>27</b>
<i>Kyosun Kim, Ramesh Karri, Alex Orailoglu</i>	
<b>A Fast, Numerical Circuit-Level Model of Carbon Nanotube Transistor .....</b>	<b>33</b>
<i>Tom J Kazmierski, Dafeng Zhou, Bashir M Al-Hashimi</i>	
<b>A Ballistic Nanoelectronic Device Simulator .....</b>	<b>38</b>
<i>Dennis Huo, Qiaoyan Yu, Paul Ampadu</i>	
<b>Improving Nanoelectronic Designs Using a Statistical Approach to Identify Key Parameters in Circuit Level SEU Simulations .....</b>	<b>46</b>
<i>Drew C. Ness, Christian J. Hescott, David J. Lilja,</i>	
<b>A Shift-Register-Based QCA Memory Architecture .....</b>	<b>54</b>
<i>Baris Taskin, Andy Chiu, Jonathan Salkind, Dan Venutolo</i>	
<b>Thermally-induced soft errors in nanoscale CMOS circuits .....</b>	<b>62</b>
<i>H. Li, J. Mundy, W. Patterson, D. Kazazis, A. Zaslavsky, R. I. Bahar</i>	
<b>Robust Self-Assembly of Interconnects by Parallel DNA Growth .....</b>	<b>70</b>
<i>Masoud Hashempour, Zahra Mashreghian Arani, Fabrizio Lombardi</i>	
<b>Design of High-Yield Defect-Tolerant Self-Assembled Nanoscale Memories.....</b>	<b>77</b>
<i>Girish Venkatasubramanian, P. Oscar Boykin, Renato J. Figueiredo</i>	
<b>A Pageable, Defect-Tolerant Nanoscale Memory System .....</b>	<b>85</b>
<i>Susmit Biswas, Tzvetan S. Metodi, Frederic T. Chong, Ryan Kastner</i>	
<b>Emerging Nanocircuit Paradigm: Graphene-based Electronics for Nanoscale Computing.....</b>	<b>93</b>
<i>Z. F. Wang, Huaixiu Zheng, Q. W. Shi, , Jie Chen</i>	
<b>Combining 2-level Logic Families in Grid-based Nanscale Fabrics.....</b>	<b>101</b>
<i>Teng Wang, Pritish Narayanan, Csaba Andras Moritz</i>	
<b>Prospects for the Development of Digital CMOL Circuits .....</b>	<b>109</b>
<i>Konstantin K. Likharev, Dmitri B. Strukov</i>	
<b>Crossbar Latch-based Combinational and Sequential Logic for nano FPGA .....</b>	<b>117</b>
<i>T. Mohamed, G. A. Jullien, W. Badawy</i>	
<b>Clocking Nanocircuits for Nanocomputers and Other Nanoelectronic Systems.....</b>	<b>123</b>
<i>Shamik Das, Matthew F. Bauwens</i>	