

2007 IEEE International Symposium on Nanoscale Architecture

**San Jose, CA
21-22 October 2007**



IEEE Catalog Number:	CFP07DTD-PRT
ISBN 10:	1-4244-1790-2
ISBN 13:	978-1-4244-1790-2

Table of Contents

Dynamic Redundancy Allocation for Reliable and High-Performance Nanocomputing	1
<i>Shuo Wang, Lei Wang, Faquir Jain</i>	
Design-Space Exploration of Fault-Tolerant Building Blocks for Large-Scale Quantum Computing	7
<i>Tzvetan S. Metodi, Andrew W. Cross, Darshan D. Thaker, Isaac L. Chuang, Frederic T. Chong</i>	
A Heterogeneous CMOS-CNT Architecture utilizing Novel Coding of Boolean Functions	15
<i>Ashish Singh, Hady Ali Zeineddine, Adnan Aziz, Sriram Vishwanath, Michael Orshansky</i>	
Analysis of Defect Tolerance in Molecular Electronics Using Information-Theoretic Measures	21
<i>Jianwei Dai, Lei Wang, Faquir Jain</i>	
Design Autoation for Hybrid CMOS-Nanoelectronics Crossbars	27
<i>Kyosun Kim, Ramesh Karri, Alex Orailoglu</i>	
A Fast, Numerical Circuit-Level Model of Carbon Nanotube Transistor	33
<i>Tom J Kazmierski, Dafeng Zhou, Bashir M Al-Hashimi</i>	
A Ballistic Nanoelectronic Device Simulator	38
<i>Dennis Huo, Qiaoyan Yu, Paul Ampadu</i>	
Improving Nanoelectronic Designs Using a Statistical Approach to Identify Key Parameters in Circuit Level SEU Simulations	46
<i>Drew C. Ness, Christian J. Hescott, David J. Lilja,</i>	
A Shift-Register-Based QCA Memory Architecture	54
<i>Baris Taskin, Andy Chiu, Jonathan Salkind, Dan Venutolo</i>	
Thermally-induced soft errors in nanoscale CMOS circuits	62
<i>H. Li, J. Mundy, W. Patterson, D. Kazazis, A. Zaslavsky, R. I. Bahar</i>	
Robust Self-Assembly of Interconnects by Parallel DNA Growth	70
<i>Masoud Hashempour, Zahra Mashreghian Arani, Fabrizio Lombardi</i>	
Design of High-Yield Defect-Tolerant Self-Assembled Nanoscale Memories	77
<i>Girish Venkatasubramanian, P. Oscar Boykin, Renato J. Figueiredo</i>	
A Pageable, Defect-Tolerant Nanoscale Memory System	85
<i>Susmit Biswas, Tzvetan S. Metodi, Frederic T. Chong, Ryan Kastner</i>	
Emerging Nanocircuit Paradigm: Graphene-based Electronics for Nanoscale Computing	93
<i>Z. F. Wang, Huaixiu Zheng, Q. W. Shi, , Jie Chen</i>	
Combining 2-level Logic Families in Grid-based Nanscale Fabrics	101
<i>Teng Wang, Pritish Narayanan, Csaba Andras Moritz</i>	
Prospects for the Development of Digital CMOL Circuits	109
<i>Konstantin K. Likharev, Dmitri B. Strukov</i>	
Crossbar Latch-based Combinational and Sequential Logic for nano FPGA	117
<i>T. Mohamed, G. A. Jullien, W. Badawy</i>	
Clocking Nanocircuits for Nanocomputers and Other Nanoelectronic Systems	123
<i>Shamik Das, Matthew F. Bauwens</i>	