

2007 International Symposium on Semiconductor Manufacturing

Conference Proceedings

October 15 – 17, 2007 Santa Clara Marriott Santa Clara, California

Monday, October 15, 2007

General Con	nference Activ	rities	
7:00 AM	Registration De	sk Open for Check-in	California Ballroom Registration Desk
7:00 AM	Speaker Ready I	Room available for speaker review and preparation	
7:00 AM	Speaker Breakfa	st (for speakers/ co-chairs scheduled on Monday)	Hall of Cities- Seattle
12:00 PM	Attendee Lunch		Hall of Cities
6:15 PM	Attendee Dinne	r Reception	Pool and Courtyard
Keynote Sp	eeches and Ad	ldresses Calif	ornia Ballroom, Salon 6
8:00 AM	Tom Sonderman Welcome Note	n, International Program Committee Chairman	
8:10 AM		Publisher of Forbes f Innovation That Will Save Your Company	
9:05 AM		na, President and CEO, Covalent Materials Corp. Indirect Materials for Semiconductor Manufacture	ing75
1:00 PM	Paul Westbrook, Senior Technologist, Texas Instruments Less is More		
Monday, Ti	rack 1 Oral Pi	resentations California B	allroom, Salon 6
10:15 AM	MS-O-243	300mm Prime Gaps That Need to be Addres Les Marshall, AMD	sed to Boost Productivity267
10:35 AM	MS-O-139	Evolutionary Business Models and Inter-Fin the Foundry and Fabless in the Semiconduc Ruey-Shan Guo, National Taiwan University	m Engineering Processes Between tor Industry275
10:55 AM	MS-O-049	Managing Sunset & Closure of a Semicondu aggressive new process Ramp	ctor Technology parallel to271
11:15 AM	MS-O-083	Method of Overall Consumables Effectivene Kenji Kikuchi, Spansion	ess279
11: 35 AM	MS-O-071	Economic Analysis of 450mm Wafer Migrat Tzu-Ching, Alan Chang, TSMC	ion283
2:00 PM	MS-P-126	Real Option Analysis for Capacity Investme Semiconductor Manufacturing Chih-Chiang Chen, TSMC	nt Planning for305
2:04 PM	MS-P-226	Characterizing the Operating Curve - How Grade Themselves?	Can Semiconductor Fabs289

2:08 PM	MS-P-166	Copy Smart Technology Transfer293 David Tucker, National Semiconductor
2:12 PM	MS-P-211	Using Capacity as a Competition Strategy in a Manufacturing Duopoly297 Yon-Chun Chou, National Taiwan University
2:16 PM	MS-P-114	Improving Direct Labour Productivity through Minimizing Time Wastage Approach301 Cheong Wai Kuan, Systems on Silicon Manufacturing Co.
2:20 PM	MS-P-177	Analysis of Balance Management at the Leading Edge -Competition and Collaboration for Semiconductor Industry
2:24 PM	PT-P-094	Gold Recovery - High efficient, cost effective and reliable
2:28 PM	PT-P-161	Yield Considerations in the Choice of 3D Technology
2:32 PM	DM-P-240	Using Design Based Binning to Improve Defect Excursion Control
2:36 PM	DM-P-187	Statistical Multi-Objective Optimization and Its Application to IC Layout
2:40 PM	DM-P-250	OPC Rule Management System for SoC
2:44 PM	DM-P-091	Optimize Die Size Design to enhance OWE for Design for Manufacturing142 Chen-Fu Chien, National Tsing Hua University
2:55 PM	SC-O-140	Forward Echelon-based Inventory Monitoring in Semiconductor Supply Chain541 Ruey-Shan Guo, National Taiwan University
3:15 PM	SC-O-043	Supply Chain Re-engineering through Enterprise-Level Simulation545 Mike Tao Zhang, Spansion
3:45 PM	PE-O-089	Mass Metrology for controlling and understanding processes
4:05 PM	PE-O-203	PVD TiN Hardmask for Copper Metallization
4:25 PM	PE-O-088	Impact of Low Potential Plasma on Long-term Stability in Low-k Via Etching422 Kenji Maeda, Hitachi
4:45 PM	PE-O-168	Novel patterning shrink technique enabling sub-50nm trench and contact integration428 Steven Demuynck, IMEC
5:05 PM	PE-O-167	Plasma-Assisted CD Shrink and Overlay Metrology Techniques for Double Patterning 432 Reza Sadjadi, Lam Research
5:25 PM	PE-O-231	Process Integration for Robust Contact 1 Module of High Density Floating435 Gate Memory Device Shengnian Song, Spansion

Monday, T	rack 2 Oral P	resentations California Ballroom, Salon 4
10:15 AM	PC-O-011	Perspectives on Integrated Metrology and Wafer-Level Control315 Kevin Lensing, AMD
10:35 AM	PC-O-084	Feed-Forward Run-to-Run Control for Reduced Parametric Transistor Variation in CMOS Logic 0.13µm Technology
10:55 AM	PC-O-202	Advanced Monitoring Method for Copper Interconnect Process
11:15 AM	PC-O-007	On-Demand Inspection Recipe to Detect Defects on Interest using Mahalanobis Distance
11: 35 AM	PC-O-193	A Sensitive Technique to Enable Technology Transfer and Fab Matching in Deep Sub-micron Technologies
2:00 PM	PC-P-087	Key Factors to Suppress Thickness Variation in MOCVD HfSiON-Films384 Ichiro Yamamoto, Kensuke Takano, Yoshitake Kato, NEC Electronics
2:04 PM	PC-P-154	Advanced Process Control using Automated Recipe Editing triggered by SPC380 Mitchell Farrar, National Semiconductor
2:08 PM	PC-P-066	Gate CD Control Using APC for High Mix Product Line
2:12 PM	PC-P-145	Optimization of Semiconductor Manufacturing Equipment Seals
2:16 PM	PC-P-059	Process and Chamber Health Monitoring of Plasma Enhanced Ti Deposition Process through High Performance VI-probe
2:20 PM	PC-P-009	Study on Process Control Limits for Super Junction Fabrication by Simulation With Robust Design
2:24 PM	PC-P-208	Systematic classification from the functional view in the check items for Equipment quality assurance upon installation
2:28 PM	PC-P-152	Optical Emission During the Plasma Etch for Process Control of the Litho-Etch Bias377 Efrain Altamirano, IMEC
2:32 PM	PC-P-081	Application of Robust Design for the tunning of Resistance-Temperature Characteristics in Diodes
2:36 PM	PC-P-096	Photo Track Defect Control Using Multiple Masking Layer Defect Data396 Terri Couteau, Spansion
2:40 PM	PC-P-194	Study of S/N Ratio by Simulation of Experiment in a Semiconductor Manufacturing Line

2:44 PM	PC-P-101	Process Start/End Event Detection and Dynamic Time Warping Algorithms for Run-by-Run Process Fault Detection
2:55 PM	PC-O-218	Automated Statistical Process Matching Across the Virtual Fab
3:15 PM	PC-O-159	Qualification of Immersion Double Patterning
3:45 PM	PC-O-186	Virtual Metrology for Plasma Particle in Plasma Etching Equipment346 Shin-ichi Imai, Matsushita Electric (Panasonic)
4:05 PM	PC-O-045	Comprehensive interconnect etch tool qualification methodology for high volume mixed technology node production
4:25 PM	PC-O-090	Development of an Automatic CD Control system for Cu damascene etching354 Hidetaka Nambu, NEC Electronics
4:45 PM	PC-O-098	Application of Cathodoluminescence to SiGe Epitaxial Process Control
5:05 PM	PC-O-233	On The Use of Wafer Positional and Spatial Pattern Analysis To Identify Process Marginality and to De-Convolute Counterintuitive Experimental Results362 Greg Klein, Spansion

Tuesday, October 16, 2007

General Cor	General Conference Activities				
7:00 AM	Registration Desk Open for Check-in	California Ballroom Registration Desk			
7:00 AM	Speaker Ready Room available for speaker review and preparation				
7:00 AM	Speaker Breakfast (for speakers/ co-chairs scheduled on Tuesday)	Hall of Cities- Seattle			
12:05 PM	Attendee Lunch	Hall of Cities			
5:15 PM	Interactive Poster Session Reception	Grand Ballroom			

Keynote S	peeches and Addresses California Ballroom, Salon 6
8:00 AM	Tom Sonderman, International Program Committee Chairman Welcome Note
8:15 AM	Mark Durcan, COO, Micron Optimizing Memory Operations at the Leading Edge
9:10 AM	Jackson Hu, CEO, UMC Challenges and Opportunities Facing the Semiconductor Industry27
12:50 PM	Nick Bright, Executive Vice President Products, LAM Research Technology and the Equipment Industry

Tuesday, T	Frack 1 Oral P	resentations California Ballroom, Salon 6	
10:20 AM	FD-O-137	Optimized Performance of Automated Material Delivery by Improved Exception Handling	181
10:40 AM	FD-O-223	Impact of Speed on the Performance of Vehicle-Free Transport	190
11:00 AM	FD-O-238	The Effects of Small Lot Manufacturing on AMHS Operation and Equipment Front-End Design Olaf Zimmerhackl, AMD	185
11:25 AM	PT-O-205	Burn-in Operations Improvement with Full Automation and OEE/OEU Elsa Angeles, Texas Instruments	525
11:45 AM	PT-O-086	Laser processing of doped silicon wafer by the Stealth Dicing	521
2:00 PM	ES-P-111	Development of a high efficiency PFC abatement system utilizing plasma and Ca(OH)2/CaO under a decompression atmosphere	171
2:04 PM	ES-P-135	Development of a Xenon Recycling and Supply System for Plasma Process	175
2:08 PM	MC-P-019	Impact of Lot Release Strategies on Make-to-Order Production Line Performance Stephen Murray, Dublin City University	233
2:12 PM	MC-P-092	Breakthrough System to Optimize Implant Filament Source Usage Evgeny Grinfeld, Intel	237
2:16 PM	MC-P-075	The Methods of Data Collection and Tool Processing Time Estimation in Lot Processing	241
2:20 PM	MC-P-235	Service Oriented Platform Design for Collaborative Engineering Data Analysis Jun-Rong Lee, National Taiwan University	245
2:24 PM	MC-P-110	Virtual Mini-line Management System for New Product Pilot Run Control De-Lung Wu, Rexchip	249
2:28 PM	MC-P-175	An Approach of Dynamic Bottleneck Machine Dispatching for Semiconductor Wafer Fab Zhang Hua, Shanghai Jiao Tong University	253
2:32 PM	MC-P-172	A Study of Time Variable Multiple Objectives Scheduler for Wafer Fabrication Lee Yen-Fei, Sil Terra	257
2:36 PM	MC-P-178	Novel Dispatching Rule of Phase-mix and Product-mix for Cost-free Productivity Improvement	26 1
2:40 PM	PO-P-026	A New Process and Tool for Metal/High-k Gate dielectric stack for Sub-45 nm CMOS manufacturing	493

2:44 PM	PO-P-160	Extending the Life of TTL-Alignment Steppers to 65 nm Technology503 Nabil R. Yazdani, Spansion
2:48 PM	PO-P-104	Start up optimization for point of use filter in lithography process
2:52 PM	PO-P-079	ArF Photoresist Etching Behavior Evaluation500 Martin Yang, SMIC
2:56 PM	PO-P-020	Manufacturing challenges and method of fabrication of on-chip capacitive digital isolators510 Pushpa Mahalingam, Texas Instruments
3:00 PM	PO-P-225	Optimization of Thick Resist in 90nm MirrorBit® Flash Memory to Improve Sector Edge Cell Threshold Voltage
3:04 PM	PO-P-212	Investigation of PDA Process to Improve Electrical Characteristics of HfOxNy High-k Dielectric Formed by ECR Plasma Oxidation of HfN514 Shun-ichiro Ohmi, Tokyo Institute of Technology
3:30 PM	DM-O-165	Tapeout Execution System (TES), a key enabler of DFM/Co-optimization115 Chandra Mouli, Intel
3:50 PM	DM-O-155	Development of Automatic Recipe Creation System for Exposure Tools124 Hiroyuki Morinaga, Toshiba
4:10 PM	DM-O-038	A Novel Wafer-Yield PDF Model and Verification with 90-150nm SOC Chips119 Hiroo Masuda, Renesas Technology
4:30 PM	DM-O-142	Yield Prediction Techniques Based on DFM Rules and Criticality for 65nm Technology and Beyond
Tuesday, T	rack 2 Oral Pr	esentations California Ballroom, Salon 4
10:20 AM	MC-O-228	Eliminating Waste: A Roadmap for Semiconductor Industry Productivity Growth215 Eric Englhardt, Applied Materials
10:40 AM	MC-O-246	The knowledge management system for the equipment219 maintenance technology Yuko Kikuta, Renesas Technology
11:00 AM	MC-O-125	Analysis of the Front-End Wet Strip Efficiency Performance for Productivity223 Paht Te Quek, Systems on Silicon Manufacturing Co.
11:20 AM	MC-O-005	Dynamic, Weight-Based Sampling Algorithm211 Matthew Purdy, AMD
11:40 AM	MC-O-048	Cross Area Lot Arrangement – Shortest Inter Cycle Time227 Yih-Yi Lee, TSMC
2:00 PM	PE-P-222	Low Temperature MOCVD TiN Process for 45 nm Contact Metallization445 Hua Ai, Applied Materials
2:04 PM	PE-P-185	Reduction of Particle Generation in a Capacitively Coupled Plasma Etching Reactor449 Kotaro Horikoshi, Renesas Technology

2:08 PM	PE-P-224	Improved Electrical Performance for 65nm Node and Beyond Through the441 Integration of HARP O3/TEOS Oxide Films for STI, PMD, and Thin Film Applications Cary Ching, Applied Materials
2:12 PM	PE-P-105	Implementation of Double Patterning Lithography Process using limited illumination Systems
2:16 PM	YE-P-164	Effects of Capture Rate and its Stability on Optimal Sampling Requirements in Semiconductor Manufacturing
2:20 PM	YE-P-022	Enhancing Thin Dielectric Remaining Detection Under Polysilicon Plug of Advanced DRAM by Electron Beam Inspection
2:24 PM	YE-P-221	Detection and Review of Crystal Originated Surface and Sub Surface Defects on Bare Silicon
2:28 PM	YE-P-227	Contamination Control of Particles Smaller than 40 nm by Thermophoretic Force613 Akitake Tamura, Tokyo Electron
2:32 PM	YE-P-230	Reduction of wafer edge induced defect by WEE optimization
2:36 PM	YE-P-063	Fast Characterization of Electrical Fails Overlaying to Inline Defect Inspection During 90 nm Copper Logic Technology Development
2:40 PM	YE-P-069	Clean Room Airborne Molecular Contamination (AMC) on Damascene Cu Interconnects
2:44 PM	YE-P-070	Particle removal performance of 20nm rated filters for advanced wet chemical cleaning
2:48 PM	YE-P-103	IDDQ Failures Caused by Stress-Induced Defects
2:52 PM	YE-P-124	Eliminating uT induced Memory Fails through Waferless Auto Clean606 Goa Yee Boon, Systems on Silicon Manufacturing Co.
2:56 PM	YE-P-148	Using Electrostatic Repulsion to Prevent Adhesion of Infinitesimal Particles617 Junji Oikawa, Tokyo Electron
3:00 PM	FD-P-067	Advanced simulation framework for AMHS
3:04 PM	FD-P-116	Efficiency AMHS For Twin Fab Manufacture
3:08 PM	FD-P-004	An Integrated Photolithogrpahy System Framework For Automatic Manufacturing In Mass Production 300mm Fab204 Yung-Yao Lee, ProMOS Technologies Inc.
3:30 PM	ES-O-108	Green Manufacturing Process - Surface Pre-treatment with Micro Bubble Cavitation156

3:50 PM	ES-O-010	Update of The EPSON Method for PFC Measurement using FT-IR160 Isamu Namose, Seiko Epson
4:10 PM	ES-O-216	Manufacturing Constraints - Reducing Volatile Organic Compound Emissions151 Scott Stewart, Intel
4:30 PM	ES-O-130	Estimate on CO2 Emissions Reduction Effect Achieved by the Adoption of a Water Spray Humidification System to Clean Rooms
Wednesd	lay, Octobe	er 17, 2007
General Con	nference Activi	ities
7:00 AM		c Open for Check-in om Registration Desk
7:00 AM	Speaker Ready R	oom available for speaker review and preparation
7:00 AM	Speaker Breakfas	st (for speakers/ co-chairs scheduled on Wednesday) Hall of Cities- Seattle
7:00 AM	Attendee Breakfa	est Hall of Cities
Keynote Sp 8:00 AM	Tom Sonderman Welcome Note	dresses California Ballroom, Salon 6 , International Program Committee Chairman
8:10 AM	Michael Splinter, CEO, Applied Materials Optimizing Fab Performance	
9:05 AM	Susan Graham Johnston, Vice President, Volume System Operations, Sun Microsystems "One Touch" Supply Chain	
1:00 PM	Financial Panel Discussion "Going Private Or Remaining Public?"	
3:05 PM	Tom Sonderman, International Program Committee Chairman <i>Final Note</i>	
Wednesday	, Track 1 Oral	Presentations California Ballroom, Salon 6
10:15 AM	YE-O-157	Dynamic Defect-Limited Yield Prediction by Criticality Factor551 Vicky Svidenko, Applied Materials
10:35 AM	YE-O-030	Enhancement of Voltage Contrast Inspection Signal Using Scan Direction555 Oliver D. Patterson, IBM

10:55 AM	YE-O-117	A new fast QC method for testing contact hole roughness by defect review SEM image analysis
11:15 AM	YE-O-199	Yield Characterization of High-Current Ion Implantation Particles on 65nm CMOS Transistors
11:35 AM	YE-O-184	Advanced Surface Cleanliness Evaluation Technique for sub-32nm Nodes using Epitaxial Silicon Germanium (SiGe)
2:00 PM	YE-O-051	Vacuum Chamber Fast Dehumidification
2:20 PM	YE-O-074	Fine edge and bevel film stripping process by novel wet cleaning tool beyond 45nm node

Wednesday, Track 2 Oral Presentations California Ballroom, Salon 4		
10:15 AM	PO-O-234	Spacer etch optimization on high density memory products to eliminate core leakage failures
10:35 AM	PO-O-253	A Statistical Method for the Characterization of Bimodal Electromigration Distributions
10:55 AM	PO-O-210	Particle Reduction using Y2O3 Material in an Etching Tool
11:15 AM	PO-O-247	Extending HDP for STI Fill to 45nm with IPM
11:35 AM	PO-O-113	Ambient Gas Control in Slot-to-Slot Space inside FOUP to Suppress Cu-Loss after Dual Damascene Patterning
2:00 PM	PO-O-068	Damascene Cu Dielectric Capping Surface Plasma Treatment Optimization for Flash Memory Devices
2:20 PM	PO-O-039	Low contact-resistance metallization process for a nickel self-aligned contact of beyond 65nm node CMOS
2:40 PM	PO-O-138	Localized TDDB failures related to STI corner profile in advanced embedded high voltage CMOS technologies for Power Management Units