

2007 2nd International Design and Test Workshop

**Cairo, Egypt
16-18 December 2007**



IEEE Catalog Number:
ISBN 10:
ISBN 13:

CFP0763D-PRT
1-4244-1824-0
978-1-4244-1824-4

Table of Contents

Welcome Message from the Chairs	iii
IDT 2007 Committees	iv
Table of Contents	vi

Conference Keynote Speech

<i>Finding 10 X changes in design</i>	xi
Walden C. Rhines	

Panel Sessions

<i>Electronics Design Industry in the Middle East: It is a fancy or a way to grow</i>	xii
Moderator: Hazem ElTahawy	

<i>Developing Standard Automotive eSW Drivers</i>	xiii
Moderator: Hisham Soultan	

<i>Teaching VLSI in MEA</i>	xiv
Moderator: Alaa El-Rouby, Intel, Egypt	

Tutorial

<i>Planning for Functional Verification Closure</i>	xv
Mohamed Salem and Harry Foster	

Invited Paper

<i>Dual Mode PCGCs for Advanced Wireless Communication networks</i>	xvii
Hatim M. Behairy	

Session 1: Memory Test, On-line Testing & Test Generation

<i>Precise Identification of Memory Faults Using Electrical Simulation</i>	3
Zaid AL-ARS, Said HAMDIOUI, and Georgi GAYDADJIEV	

<i>An Investigation on Capacitive Coupling in RAM Address Decoders</i>	9
Said HAMDIOUI, Zaid AL-ARS, Georgi GAYDADJIEV, and A. J. VAN DE GOOR	
<i>Multi-cycle Fault Injections in Error Detecting Implementations of the Advanced Encryption Standard.....</i>	15
Paolo MAISTRI and Regis LEVEUGLE	
<i>A Novel Method of Test Generation for Asynchronous Speed Independent Circuits.....</i>	21
Dilip VASUDEVAN	



Session 2: Mixed-Signal and RF Design

<i>A Reconfigurable and Programmable Filter for Software Defined Radio.....</i>	27
Cristian RUS, Lelia FEȘTILĂ, Gabor CSIPKES, Sorin HINTEA, and Doris CSIPKES	
<i>Narrowband Interference Suppression for Direct Conversion Software Radios</i>	33
Oleg PANFILOV, Ron HICKLING, and Tony TURGEON	
<i>Ultra Low Power Narrow Band LNA</i>	38
Muhammad M. EL KHOLY	
<i>Bandwidth Extension of CMOS Transimpedance Amplifier Using On-Chip Spiral Inductor.....</i>	43
El-Sayed A. M. HASANEEN, Mohamed A. A. WAHAB, and Nagwa OKALEY	



Session 3: Memory Testing and FPGA-based Design

<i>Improving Software Based Self - Testing for Cache Memories.....</i>	49
Janusz SOSNOWSKI	
<i>Using Reconfigurable Computers for DSP Image Processing.....</i>	55
Mohamed TAHER and Tarek EL-GHAZAWI	
<i>A Topology-based Design Methodology for Networks-on-Chip Applications</i>	61
Haytham ELMILIGI, Ahmed MORGAN, M. Watheq EL-KHARASHI, and Fayez GEBALI	
<i>Measurement Environment for Reliability Study of High Current First Level Interconnections</i>	66
Zdenek BARTON, Jiri HORKY, Radoslav DUDA, Ivan SZENDIUCH, Marek NOVOTNY, and Dorine GEVAERT	



Session 4: Test Generation, Defect-based Test & BIST

<i>Generation of Power-Constrained Scan Tests and Its Difficulty.....</i>	71
Tsuyoshi IWAGAKI and Satoshi OHTAKE	

Transient Current Testing of Gate-Oxide Shorts in CMOS..... 77
Ali CHEHAB, Ayman KAYSSI, and Ali GHANDOUR

A power measuring technique for built-in testing of Electrochemical Sensors for Environmental Monitoring..... 82
Vasileios KONSTANTAKOS and Theodore LAOPOULOS

Proxels for Reliability Assessment of Future Nano-Circuits..... 88
Sanja LAZAROVA-MOLNAR, Valeriu BEIU, and Walid IBRAHIM

Session 5: Fault Tolerance & Analysis

A Hazard-Free Majority Voter for TMR-Based Fault Tolerance in Asynchronous Circuits.. 93
Sobeeh ALMUKHAIZIM and Ozgur SINANOGLU

Analysis of Laser-Based Attack Effects on a Synchronous Circuit..... 99
Vincent MAINGOT and Régis LEVEUGLE

Recovery from Transition Errors in Sequential Circuits..... 105
Ramashis DAS and John P. HAYES

Modeling Burst Interferences-A Practical Tool for Studying Leak Signals 111
Marllene DANETI

Session 6: DFT and Low Power Design

Adopting the Scan Approach for a Fault Tolerant Asynchronous Clock Generation Circuit
..... 115
Thomas HANDL, Andreas STEININGER, and Gerald KEMPF

Low Power Small Area High Performance 2D-DCT architecture..... 120
Mohamed R. M. RIZK and Mostafa AMMAR

Design of Real Time Multiprocessor System on Ship..... 126
Kais LOUKIL, Nader BEN AMOR, Yassine AOUDNI, and Mohamed ABID

Reliability Analysis and Distributed Voting for NMR Nanoscale Systems..... 130
Mehrddad NOURANI and Ali NAMAZI

Session 7: Fault Modeling & Analysis

Accurate Nano-Circuits Reliability Evaluations Based on Hybrid Monte Carlo—Numerical Simulations..... 139
Walid IBRAHIM, Valeriu BEIU, and Sanja LAZAROVA-MOLNAR

<i>Exploiting RAM for fault-tolerant functions in FPGA</i>	145
Laura FRIGERIO and Fabio SALICE	
<i>CNTFET-based CMOS-like Gates and Dispersion of Characteristics</i>	151
Trong-Trinh DANG, L. ANGHEL, V. PASCA, and R. LEVEUGLE	
<i>Power Grid Automatic Metal Filling Algorithm Forming Maximum on-chip Decoupling Capacitance</i>	157
A.TORK, M. ABULMAKAREM, and M.DESSOUKY	

Session 8: Design Verification & Optimization

<i>Verification of the Properties of Asynchronous Real-Time Distributed Systems using the B-Formalism</i>	163
Ayman WAHBA and Islam EL-MADDAH	
<i>Optimization of Interacting Controllers Using K-wise Tests</i>	169
Sezer GÖREN	
<i>Fast FPGA-Based Delay Estimation for a Novel Hardware/Software Partitioning Scheme</i>	175
Mohammed B ABDEL-HALIM and S. E.-D. HABIB	
<i>A High Performance ASIC Based Elliptic Curve Cryptographic Processor over GF(p)</i>	182
Xiappeng ZHANG and Shuguo LI	

Session 9: Analog and Mixed-signal Test

<i>Software-based BIST for Analog to Digital Converters in SoC</i>	189
Arabi KESHK	
<i>An auto-Sensitivity Control Circuit Using Analog Topology for Wired CDMA Bus Interface</i>	193
Mostafa Aly Refay ELTOKHY, H. A. K. MANSOUR, and M. E. ABD-ELHMEED	
<i>Switched-Capacitor Analog Correlator using Balanced Charge Pump Circuit for CDMA Bus Interface</i>	198
Mostafa ELTOKHY	
<i>Accelerating Matrix Multiplication on FPGAs</i>	203
Rasha EL-ATFY, Mohamed A. DESSOUKY, Hassan EL-GHITANI	

Session 10: SOC/NOC/MPSOC

<i>Optimized Area and Optimized Speed Hardware Implementations of AES on FPGA</i>	207
Mohamed R. M. RIZK and Mohamed MORSY	
<i>System Level Power and Energy Modeling for Signal Processing Applications</i>	218
Ktari JALEL and Abid MOHAMED	
<i>A Low-Power Haar-Wavelet Preprocessing Approach for a SNN Olfactory System</i>	222
Jacob N. ALLEN, Safa B. HASAN, Hoda S. ABDEL-ATY-ZOHDY, and Robert L. EWING	
<i>A High-Speed, Low-Area Processor Array Architecture for Multiplication and Squaring over GF(2^m)</i>	226
Mohamed FAYED, M. Watheq EL-KHARASHI, and Fayez GEBALI	
<i>Performance Analysis of Networks-on-Chip Routers</i>	232
Haytham ELMILIGI, Ahmed MORGAN, M. Watheq EL-KHARASHI, and Fayez GEBALI	
<i>An FPGA-Based Architecture for ECC Point Multiplication</i>	237
Doaa NASSAR, M. Watheq EL-KHARASHI, and Abd El Halim Mahmoud Shousha	

Session 11: Layout Design & Verification

<i>A Novel General Graph-Based Simplex Algorithm Applied to IC Layout Compaction and Migration</i>	241
Hazem SAID, Hazem M. ABBAS, and Hussein I. SHAHEIN	
<i>Analog, Digital and Mixed-Signal Design Flows</i>	247
Hany G. BAKEER, Omar SHAHEEN, Haitham M. EISSA, and Mohamed DESSOUKY	
<i>Dual Metric OPC for Complex SRAF Implementation</i>	253
Ayman YEHIA	
<i>Schematic-Based Fault Dictionary: A Case Study</i>	257
Mohammed Ali ABDEL-HALIM and Hassanein Hamed AMER	
<i>MOSFET Scaling to Nanometer Regimes</i>	261
El-Sayed A. M. HASANEEN, Mohamed A. A. WAHAB, and Osama N. A. ESMAIL	
<i>Compact Circuit Simulation Model for On-Chip Inductor and Transformer for RF Integrated Circuits</i>	265
El-Sayed A. M. HASANEEN	
