

2007 IEEE International Test Conference

**Santa Clara, CA
21-26 October 2007**

Pages 1-524



IEEE Catalog Number:
ISBN 10:
ISBN 13:

CFP07ITC-PRT
1-4244-1127-0
978-1-4244-1127-6

Table of Contents

On-chip Timing Uncertainty Measurements on IBM Microprocessors	1
<i>R. Franch, P. Restle, N. James, W. Huott, J. Friedrich, R. Dixon, S. Weitzel, K. Van Goor, G. Salem</i>	
Design For Testability Features of the SUN Microsystems Niagara2 CMP/CMT SPARC Chip	8
<i>Robert Molyneaux, Tom Ziaja, Hong Kim, Shahryar Aryani, Sungbae Hwang, Alex Hsieh</i>	
Test Cost Reduction for the AMDTM Athlon Processor using Test Partitioning1.....	16
<i>Anuja Sehgal, Jeff Fitzgerald, Jeff Rearick</i>	
On ATPG for Multiple Aggressor Crosstalk Faults in Presence of Gate Delays	26
<i>Kunal P. Ganeshpure, Sandip Kundu</i>	
Silicon Evaluation of Longest Path Avoidance Testing for Small Delay Defects	33
<i>Ritesh Turakhia, W. Robert Daasch, Mark Ward, John Van Slyke</i>	
Which Defects Are Most Critical? Optimizing Test Sets to Minimize Failures due to Test Escapes.....	43
<i>Jennifer L. Dworak</i>	
Advancements in At-Speed Array BIST: Multiple Improvements	53
<i>Kevin Gorman, Michael Roberge, Adrian Paparelli, Gary Pomichter, Stephen Sliva, William Corbin</i>	
A Concurrent Approach for Testing Address Decoder Faults in eFlash Memories.....	63
<i>O. Ginez, P. Girard, C. Landrault, S. Pravossoudovitch, A. Virazel, J.-M. Daga</i>	
Diagnosis for MRAM Write Disturbance Fault.....	73
<i>Chin-Lung Su, Chih-Wea Tsai, Cheng-Wen Wu, Ji-Jan Chen, Wen-Ching Wu, Chien-Chung Hung, Ming-Jer Kao</i>	
Data Jitter Measurement Using a Delta-Time-to-Voltage Converter Method.....	82
<i>Kiyotaka Ichiyama, Masahiro Ishida, Takahiro J. Yamaguchi, Mani Soma</i>	
New Methods for Receiver Internal Jitter Measurements.....	89
<i>Mike P. Li, Jinhua Chen</i>	
A Self-Testing BOST for High-Frequency PLLs, DLLs, and SerDes	99
<i>Stephen Sunter, Aubin Roy</i>	
Test-Wrapper Designs for the Detection of Signal-Integrity Faults on Core-External Interconnects of SoCs	107
<i>Qiang Xu, Yubin Zhang, Krishnendu Chakrabarty</i>	
A Heuristic for Thermal-Safe SoC Test Scheduling	116
<i>Zhiyuan He, Zebo Peng, Petru Eles</i>	
Redefining and Testing Interconnect Faults in Mesh NoCs.....	126
<i>Érika Cota, Fernanda Lima Kastensmidt, Maico Cassel, Paulo Meirelles, Alexandre Amory, Marcelo Lubaszewski</i>	
Fully X-Tolerant Combinational Scan Compression.....	136
<i>P. Wohl, J.A. Waicukauski, S. Ramnath</i>	
X-Canceling MISR - An X-Tolerant Methodology for Compacting Output Responses with Unknowns Using a MISR	146
<i>Nur A. Toubia</i>	
Using Timing Flexibility of Automatic Test Equipment to Complement X-Tolerant Test Compression Techniques.....	156
<i>Andreas Leininger, Martin Fischer, Michael Braun, Michael Richter, Michael Goessel</i>	
Diagnose Compound Scan Chain and System Logic Defects.....	165
<i>Yu Huang, Wu-Tung Cheng, Ruifeng Guo, Will Hsu, Yuan-Shih Chen, Albert Man</i>	
A Complete Test Set to Diagnose Scan Chain Failures	175
<i>Ruifeng Guo, Yu Huang, Wu-Tung Cheng</i>	

Table of Contents

Interconnect Open Defect Diagnosis with Minimal Physical Information	185
<i>Chen Liu, Wei Zou, Sudhakar M. Reddy, Wu-Tung Cheng, Manish Sharma, Huaxing Tang</i>	
Multi-GHz Loopback Testing Using MEMs Switches and SiGe Logic.....	195
<i>D.C. Keezer, D. Minier, P. Ducharme, D. Viens, G. Flynn, J. S. McKillop</i>	
Analyzing and Addressing the Impact of Test Fixture Relays for Multi-Gigabit ATE I/O Characterization Applications.....	205
<i>Jose Moreira, Heidi Barnes, Guenter Hoersch Verigy</i>	
Critical Roles Of Rf And Microwave Electromagnetic Field Solver Simulators In Multi-Gigabit High-Speed Digital Applications	215
<i>Minh Quach, Mark Hinton, Regee Petaja</i>	
Testing of Vega2, a Chip Multi-Processor with Spare Processors.....	224
<i>Samy Makar, Tony Altinis, Niteen Patkar, Janet Wu</i>	
The Design-for-Testability Features of A General Purpose Microprocessor	234
<i>Da Wang, Xiaoxin Fan, Xiang Fu, Hui Liu, Ke Wen, Rui Li, Huawei Li, Yu Hu, Xiaowei Li</i>	
Design for Test Features of the ARM Clock Control Macro	243
<i>Frank Frederick, Teresa McLaurin</i>	
Analyzing The Risk Of Timing Modeling Based On Path Delay Tests.....	251
<i>Pouria Bastani, Benjamin N. Lee, Li-C. Wang, Savithri Sundareswaran, Magdy S. Abadir</i>	
Mining-Guided State Justification with Partitioned Navigation Tracks	261
<i>Ankur Parikh, Weixin Wu, Michael S. Hsiao</i>	
An Efficient SAT-based Path Delay Fault ATPG With an Unified Sensitization Model	271
<i>Shun-Yen Lu, Ming-Ting Hsieh, Jing-Jia Liou</i>	
Characterization of NBTI induced Temporal Performance Degradation in Nano-Scale SRAM array using IDDQ*	278
<i>Kunhyuk Kang, Muhammad Ashraf Al Alam, Kaushik Roy</i>	
Separating Temperature Effects from Ring-Oscillator Readings to Measure True IR-Drop on a Chip.....	288
<i>Zahi Abuhamdeh, Vincent D'Alasandro, Richard Pico Dale Montrone, Alfred Crouch, Andrew Tracy</i>	
Gate Delay Ratio Model for Unified Path Delay Analysis.....	298
<i>Yukio Okuda</i>	
Rapid UHF RFID Silicon Debug and Production testing.....	308
<i>Udaya Shankar Natarajan, Hemalatha Shanmugasundaram Prachi Deshpande, Chin Soon Wah</i>	
A High Accuracy High Throughput Jitter Test Solution On ATE For 3gbps And 6gbps Serial-ATA.....	318
<i>Yongquan Fan, Yi Cai, Zeljko Zilic</i>	
High Throughput Non-contact SiP Testing	328
<i>B. Moore, C. Sellathamby, P. Cauvet, H. Fleury, M. Paulson, M. Reja, L. Fu, B. Bai, E. Reid, I. Filanovsky, S. Slupsky</i>	
A Stochastic Pattern Generation and Optimization Framework for Variation-Tolerant, Power-Safe Scan Test.....	338
<i>V.R. Devanathan, C.P. Ravikumar, V. Kamakoti</i>	
Efficient Power Droop Aware Delay Fault Testing	348
<i>Bin Li, Lei Fang, Michael S. Hsiao</i>	
PMScan : A Power-Managed Scan for Simultaneous Reduction of Dynamic and Leakage Power During Scan Test.....	358
<i>V.R. Devanathan, C.P. Ravikumar, Rajat Mehrotra, V. Kamakoti</i>	
Implementing Bead Probe Technology for In-Circuit Test: A Case Study	367
<i>Mike Farrell, Glen Leinbach</i>	

Table of Contents

A Bead Probe CAD Strategy for In-Circuit Test	375
<i>Kenneth P. Parker, Don DeMille</i>	
Impact of Quad Flat No Lead Package (QFN) on Automated X-ray Inspection (AXI)	383
<i>Tee Chwee Liong</i>	
Delay Defect Diagnosis using Segment Network Faults	393
<i>Osei Poku, R. D. Blanton</i>	
Testing for Systematic Defects Based on DFM Guidelines	403
<i>Dongok Kim, M. Enamul Amyeen, Srikanth Venkataraman, Irith Pomeranz, Swagato Basumallick, Berni Landau</i>	
Faster Defect Localization in Nanometer Technology based on Defective Cell Diagnosis	413
<i>Manish Sharma, Wu-Tung Cheng, Ting-Pu Tai, Y.S. Cheng, Will Hsu, Chen Liu, Sudhakar M. Reddy, Albert Mann</i>	
Real-Time Signal Processing . A New PLL Test Approach	423
<i>Hideo Okawara</i>	
A Methodology for Systematic Built-in Self-Test of Phase-locked Loops Targeting at Parametric Failures	432
<i>Guo Yu, Peng Li</i>	
An FFT-based Jitter Separation Method for High-Frequency Jitter Testing with a 10X Reduction in Test Time	442
<i>Takahiro J. Yamaguchi, Harry X. Hou, Koji Takayama, Dave Armstrong, Masahiro Ishida, Mani Soma</i>	
Achieving High Transition Delay Fault Coverage with Partial DTSFF Scan Chains	450
<i>Gefu Xu, Aditi D. Singh</i>	
Fundamentals of Timing Information for Test: How Simple Can We Get?	459
<i>Rohit Kapur, Jindrich Zejda, T. W. Williams</i>	
Automated Handling of Programmable On-Product Clock Generation (OPCG) Circuitry for Delay Test Vector Generation	466
<i>Anis Uzzaman, Bibo Li, Tom Snethen, Brion Keller</i>	
Programmable Deterministic Built-in Self-test	476
<i>Abdul-Wahid Hakmi, Hans-Joachim Wunderlich, Christian G. Zoellin, Andreas Glowatz, Friedrich Hapke, Juergen Schloeffel, Laurent Souef</i>	
A Low Cost Test Data Compression Technique for High n-Detection Fault Coverage	485
<i>Seongmoon Wang, Zhanglei Wang, Wenlong Wei, Srimat T. Chakradhar</i>	
On Using Lossless Compression of Debug Data in Embedded Logic Analysis	495
<i>Ehab Anis, Nicola Nicolici</i>	
Functional Testing of Digital Microfluidic Biochips	505
<i>Tao Xu, Krishnendu Chakrabarty</i>	
Enhancing Signal Controllability In Functional Test-Benches Through Automatic Constraint Extraction	515
<i>Onur Guzey, Li-C. Wang, Jayanta Bhadra</i>	
Measurement Ratio Testing for Improved Quality and Outlier Detection	525
<i>Jeffrey L. Roehr</i>	
The New ATE: Protocol Aware	535
<i>Andrew C. Evans</i>	
A Matched Expansion MEMS Probe Card with Low CTE LTCC Substrate	545
<i>Seong-Hun Choe, Shuji Tanaka, Masayoshi Esashi</i>	
Management of Common-Mode Currents in Semiconductor ATE	551
<i>William J. Bowhars</i>	

Table of Contents

SPARTAN: A Spectral and Information Theoretic Approach to Partial-Scan	560
<i>Omar I. Khan, Michael L. Bushnell, Suresh K. Devanathan, Vishwani D. Agrawal</i>	
A ScanIsland Based Design Enabling Prebond Testability in DieStacked Microprocessors	570
<i>Dean L. Lewis, HsienHsin S. Lee</i>	
A Generic and Reconfigurable Test Paradigm using Low-Cost Integrated Poly-Si TFTs	578
<i>Jing Li, Swaroop Ghosh, Kaushik Roy</i>	
Co-Development of Test Electronics and PCI Express Interface for a Multi-Gbps Optical Switching Network	588
<i>C.E. Gray, O. Liboiron-Ladouceur, D.C. Keezer, K. Bergman</i>	
Finding Power/Ground Defects on Connectors - A New Approach	597
<i>Kenneth P. Parker, Stephen Hird</i>	
Ieee P1581 Can Solve Your Board Level Memory Cluster Test Problems	604
<i>Heiko Ehrenberg</i>	
Statistical Analysis and Optimization of Parametric Delay Test	613
<i>Sean H. Wu, Benjamin N. Lee, Li-C. Wang, Magdy S. Abadir</i>	
Backside E-Beam Probing on Nano Scale Devices	623
<i>R. Schlengen, R. Leihkauf, U. Kerst, C. Boit, R. Jain, T. Malik, K. Wilsher, T. Lundquist</i>	
Verification and Debugging of IDDQTest of Low Power Chips	632
<i>M. Laisné, T. Nguyen, S. Zuo, X. Pan, H. Cui, C. Bai, A. Street, M. Parley, N. Agrawal, K. Sundararaman</i>	
Low Cost Automatic Mixed-Signal Board Test Using IEEE 1149.4	639
<i>Srividya Sundar, Bruce C. Kim, Toby Byrd, Felipe Toledo, Sudhir Wokhlu, Erika Beskar, Raul Rousselin, David Cotton, Gary Kendall</i>	
Efficient Simulation of Parametric Faults for Multi-Stage Analog Circuits	648
<i>Fang Liu, Sule Ozev</i>	
Using Built-in Sensors to Cope with Long Duration Transient Faults in Future Technologies	657
<i>C. A. Lisboa, F. L. Kastensmidt, E. Henes Neto, G. Wirth, L. Carro</i>	
A Novel Scheme to Reduce Power Supply Noise for High-Quality At-Speed Scan Testing	667
<i>Xiaoqing Wen, Kohei Miyase, Seiji Kajihara, Tatsuya Suzuki, Yuta Yamato, Patrick Girard Yuji Ohsumi, Laung-Terng Wang</i>	
Pattern-Directed Circuit Virtual Partitioning for Test Power Reduction	677
<i>Qiang Xu, Dianwei Hu, Dong Xiang</i>	
California Scan Architecture for High Quality and Low Power Testing	687
<i>Kyoung Youn Cho, Subhasish Mitra, Edward J. McCluskey</i>	
Estimating Stuck Fault Coverage in Sequential Logic Using State Traversal and Entropy Analysis	697
<i>Soumitra Bose, Vishwani D. Agrawal</i>	
Fast and Effective Fault Simulation for Path Delay Faults Based on Selected Testable Paths	707
<i>Dong Xiang, Yang Zhao, Kaiwei Li, Hideo Fujiwara</i>	
Delay Fault Simulation with Bounded Gate Delay Model	717
<i>Soumitra Bose, Hillary Grimes, Vishwani D. Agrawal</i>	
ERTG: A Test Generator for Error-Rate Testing	727
<i>Shideh Shahidi, Sandeep K. Gupta</i>	
ACCE: Automatic Correction of Control-flow Errors	737
<i>Ramtilak Vemu, Sankar Gurumurthy, Jacob A. Abraham</i>	
Modeling Facet Roughening Errors in Self-Assembly by Snake Tile Sets	747
<i>X. Ma, J. Huang, F. Lombardi</i>	

Table of Contents

Low Cost Characterization of RF Transceivers through IQ Data Analysis.....	757
<i>Erkan Acar, Sule Ozev</i>	
An Algorithm to Evaluate Wide-band Quadrature Mixers	767
<i>Koji Asami</i>	
Test Yield Estimation for Analog/RF Circuits over Multiple Correlated Measurements.....	774
<i>Fang Liu, Erkan Acar, Sule Ozev</i>	
Dependable Clock Distribution for Crosstalk Aware Design	784
<i>Yukiya Miura</i>	
Novel Compensation Scheme for Local Clocks of High Performance Microprocessors	793
<i>C. Metra, M. Omaña, TM Mak, S. Tam</i>	
A Methodology for Detecting Performance Faults in Microprocessors via Performance Monitoring Hardware.....	802
<i>M. Hatzimihail, M. Psarakis, D. Gizopoulos, A. Paschalis</i>	
On the Saturation of n-Detection Test Sets with Increased η	812
<i>Irith Pomeranz, Sudhakar M. Reddy</i>	
Achieving Serendipitous N-detect Mark-Offs in Multi-Capture-Clock Scan Patterns	822
<i>Gaurav Bhargava, Dale Meehl, James Sage</i>	
Embedded Multi-Detect ATPG and Its Effect on the Detection of Unmodeled Defects.....	829
<i>Jeroen Geuzebroek, Erik Jan Marinissen, Ananta Majhi, Andreas Glowatz, Friedrich Hapke</i>	
A Comparative Study of Continuous Sampling Plans for Functional Board Testing	839
<i>Jukka Antila, Timo Karhu</i>	
Enhanced Testing of Clock Faults.....	846
<i>Teresa L. McLaurin, Richard Slobodnik, Kun-Han Tsai, Ana Keim</i>	
SiP-Test: Predicting Delivery Quality.....	855
<i>Alex Biewenga, Frans de Jong</i>	
A Stereo Audio S. ADC Architecture with Embedded SNDR Self-Test	865
<i>Luis Rolíndez, Salvador Mir, Jean-Louis Carbonéro, Dimitri Goguet, Nabil Chouba</i>	
Sigma-Delta ADC Characterization Using Noise Transfer Function Pole-Zero Tracking	875
<i>Hochul Kim, Kye-shin Lee</i>	
A Fully Digital-Compatible BIST Strategy for ADC Linearity Testing	884
<i>Hanqing Xing, Hanjun Jiang, Degang Chen, Randall Geiger</i>	
Statistical Test: A New Paradigm To Improve Test Effectiveness & Efficiency	894
<i>Peter M. O'Neill</i>	
A Universal DC to Logic Performance Correlation.....	904
<i>Andrew Marshall</i>	
Principles and Results of Some Test Cost Reduction Methods for ASICs.....	908
<i>Peter Maxwell</i>	
Signature Based Diagnosis for Logic BIST.....	913
<i>Wu-Tung Cheng, Manish Sharma, Thomas Rinderknecht, Liyang Lai, Chris Hill</i>	
IJTAG: The Path to Organized Instrument Connectivity	922
<i>Alfred L. Crouch</i>	
JTAG System Test in a MicroTCA World	932
<i>Bradford G. Van Treuren, Adam Ley</i>	
Protocol Requirements in an SJTAG/IJTAG Environment.....	942
<i>Gunnar Carlsson, Johan Holmqvist, Erik Larsson</i>	

Table of Contents

Power Dissipation, Variations and Nanoscale CMOS Design: Test Challenges and Self-Calibration/Self-Repair Solutions	951
<i>Swarup Bhunia, Kaushik Roy</i>	
Power-Aware Test: Challenges and Solutions	961
<i>Srivaths Ravi</i>	
Case Study of a Low Power MTCMOS based ARM926 SoC : Design, Analysis and Test Challenges	971
<i>Sachin Idgunji</i>	
Cost Effective Manufacturing Test using Mission Mode Tests	981
<i>Parmod Aggarwal</i>	
A Practical Approach to Comprehensive System Test & Debug Using Boundary Scan Based Test Architecture	989
<i>Tapan J. Chakraborty, Chen-Huan Chiang, Bradford G. Van Treuren</i>	
Design-for-Reliability: A Soft Error Case Study	999
<i>Ming Zhang</i>	
Circuit Failure Prediction to Overcome Scaled CMOS Reliability Challenges	1000
<i>Subhasish Mitra, Mridul Agarwal</i>	
GRAAL: A New Fault Tolerant Design Paradigm for Mitigating the Flaws of Deep Nanometric Technologies	1003
<i>Michael Nicolaidis</i>	
At-Speed Scan Tests: Reality or Fantasy?	1013
<i>Dhiraj Goswami, Nilanjan Mukherjee</i>	
At-Speed Structural Test: Getting More Real Every Day	1014
<i>Kenneth M. Butler</i>	
At-Speed Scan Tests are a Reality (and a necessity)	1015
<i>Grady Giles</i>	
At-Speed Scan Tests: A Reality at LSI	1016
<i>Prabhu Krishnamurthy</i>	
At-Speed Scan Tests: Reality or Fantasy?	1017
<i>Srinivas Patil</i>	
At-Speed Scan Tests: Reality or Fantasy?	1018
<i>Rajesh Raina</i>	
Boundary-Scan: Built to Last? Panel Synopsis	1020
<i>Bill Eklow</i>	
JTAG: Is It Still Up To Snuff?	1021
<i>Alfred L. Crouch</i>	
Boundary-Scan: Built to Last? Panel Position	1022
<i>Jay Nejedlo</i>	
Is IEEE Std 1149.1 Running Out of Gas? No Way!	1024
<i>Kenneth P. Parker</i>	
Position Paper: Boundary-Scan: Built to Last?	1025
<i>Lee Whetsel</i>	
How Can the Results of Silicon Debug Justify the Investment in Design-for- Debug Infrastructure?	1026
<i>Srikanth Venkataraman</i>	
A Silicon Validation and Debug Solution with Great Benefits and Low Costs	1027
<i>Miron Abramovici</i>	

Table of Contents

COT Flow Imposes Added Requirements for Debug	1028
<i>Zahi Abuhamdeh</i>	
How Much Insurance Can You Afford?	1029
<i>Bruce Cory</i>	
How Can The Results Of Silicon Debug Justify The Investment In Design-For- Debug Infrastructure?	1030
<i>Bob Gottlieb</i>	
Design-for-Debug To Address Next-Generation SoC Debug Concerns	1031
<i>Bart Vermeulen</i>	
Does Test Have a Greater Role to Play in the DFM process?	1032
<i>Srikanth Venkataraman</i>	
Well-Targeted Design-For-Manufacturability[DFM] Through Test	1033
<i>Anne Gattiker</i>	
Does Test Have A Greater Role To Play In The DFM Process?	1034
<i>Sandip Kundu</i>	
The Essential Role of Test in DFM	1035
<i>D. M. H. Walker</i>	
Position Statement	1036
<i>Robert Madge</i>	
ITC 2007 Panel Session The New ATE: Protocol Aware	1037
<i>Andrew C. Evans</i>	
Protocol-Aware ATE: Complement or Competitor for Structural Testing?	1038
<i>Stephen Sunter</i>	
Protocol Aware Test .. It Has a Role, But Where? And How?	1039
<i>Burlison, Crouch, Ritchie</i>	
Is a Protocol Aware Test System Feasible?	1040
<i>George Conner</i>	
Protocol-Aware ATE Enables Cooperative Test between DUT and ATE for Improved TTM and Test Quality	1041
<i>Jochen Rivoir</i>	
Panel Synopsis: Where is Car IC Testing Going?	1043
<i>Yukio Okuda</i>	
SiP Testing Strategy for Automobile LSI	1044
<i>Hideyuki Aoki</i>	
Where is Car IC Testing Going?	1045
<i>Steve Comen</i>	
How To Ensure Zero Defects From The Beginning With Semiconductor Test Methods	1046
<i>Bernd Gessner</i>	
Car IC Test Changing but the Same Quality Goal	1048
<i>Gary Wittie</i>	
Automotive IC's: Less Testing, More Prevention	1049
<i>Davide Appello</i>	