

2007 International Symposium on System-on-Chip

**Tampere, Finland
20-22 November 2007**



IEEE Catalog Number:
ISBN 10:
ISBN 13:

CFP07554-PRT
1-4244-1367-2
978-1-4244-1367-6

Table of Contents

Tuesday, November 20th, 2007

TuePm2: Industry2

DEVELOPMENT OF COMPLEX SOC DEVICES REQUIRE NEW DESIGN TECHNOLOGIES	1
<i>Guido Schreiner, The MathWorks, Germany</i>	
RENDEZVOUS-BASED MOC FOR UNTIMED TLM.....	2
<i>Rohit Jindal and Laurent Maillet Contoz, ST Microelectronics, France</i>	

TuePm3: Poster1 and Coffee

A SYSTEM-LEVEL DESIGN METHOD FOR COGNITIVE RADIO ON A RECONFIGURABLE MULTI-PROCESSOR ARCHITECTURE	3
<i>Qiwei Zhang, Andre Kokkeler and Gerard Smit, University of Twente, Netherlands</i>	
A REAL-TIME LEARNING PROCESSOR BASED ON K-MEANS ALGORITHM WITH AUTOMATIC SEEDS GENERATION	7
<i>Hirotsugu Shikano, Kiyoto Ito, Kazuhide Fujita and Tadashi Shibata, The University of Tokyo, Japan</i>	
IMPLEMENTING THE CONJUGATE GRADIENT ALGORITHM ON MULTI-CORE SYSTEMS.....	11
<i>Wouter Wiggers, Vincent Bakker, Andre Kokkeler and Gerard Smit, University of Twente, Netherlands</i>	
A NOVEL EMULATION TECHNIQUE THAT PRESERVES CIRCUIT STRUCTURE AND TIMING.....	15
<i>Leos Kafka, Martin Danek, UTIA AS CR, Czech Republic; and Ondrej Novak, CTU in Prague, Czech Republic</i>	
A NEW LMMSE RECEIVER ARCHITECTURE WITH DYNAMIC FILTER LENGTH OPTIMISATION	19
<i>Mark Tennant, Ahmet Erdogan, Tughrul Arslan and John Thompson, University of Edinburgh, United Kingdom</i>	

TuePm4: Sensing and Image Processing SoC

MIXED-SIGNAL FOCAL-PLANE IMAGE PROCESSOR EMPLOYING TIME-DOMAIN COMPUTATION ARCHITECTURE.....	23
<i>Kiyoto Ito and Tadashi Shibata, The University of Tokyo, Japan</i>	
INTELLIGENT CAMERAS AND EMBEDDED RECONFIGURABLE COMPUTING: A CASE STUDY ON MOTION DETECTION.....	27
<i>Claudio Mucci, Luca Vanzolini, Antonio Deledda, ARCES - University of Bologna, Italy; Fabio Campi, STMicroelectronics, Italy; and Gerard Gaillat, THALES Optronique S.A., France</i>	
A FEATURE-BASED OPTICAL FLOW PROCESSOR ARCHITECTURE FEATURING SINGLE-MOTION-VECTOR/CYCLE GENERATION.....	31
<i>Kazuhide Fujita, Kiyoto Ito and Tadashi Shibata, The University of Tokyo, Japan</i>	
SENSOR NETWORK-ON-CHIP	35
<i>Girish Varatkar, Sriram Narayanan, Naresh Shanbhag and Douglas Jones, University of Illinois at Urbana Champaign, United States</i>	

TuePm5: SoC Design Methodology

THE BULK BUILT IN CURRENT SENSOR APPROACH FOR SINGLE EVENT TRANSIENT DETECTION	39
<i>Gilson Wirth, UFRGS, Brazil; and Christian Fayomi, Universite du Quebec a Montreal, Canada</i>	

A CONFIGURATION LOCKING TECHNIQUE TO REDUCE THE CONFIGURATION OVERHEAD OF RUN-TIME RECONFIGURABLE DEVICES	43
<i>Yang Qu, Juha-Pekka Soininen, Technical Research Centre of Finland (VTT), Finland; and Jari Nurmi, Tampere University of Technology, Finland</i>	
HEURISTICS FOR SCENARIO CREATION TO ENABLE GENERAL LOOP TRANSFORMATIONS	48
<i>Martin Palkovic, Imec, Belgium; Henk Corporaal, TU Eindhoven, Netherlands; and Francky Catthoor, IMEC, Belgium</i>	
OPTIMAL SUBSET MAPPING AND CONVERGENCE EVALUATION OF MAPPING ALGORITHMS FOR DISTRIBUTING TASK GRAPHS ON MULTIPROCESSOR SOC	52
<i>Heikki Orsila, Erno Salminen, Marko Hännikäinen and Timo Hämäläinen, Tampere University of Technology, Finland</i>	

Wednesday, November 21st, 2007

WedAm3: Poster2 and Coffee

MANAGING CONCURRENCY BY SUPPORTING OBJECT-ORIENTED PROGRAMMING WITH HYBRID DATA-DRIVEN CONTROL-FLOW PROCESSOR	58
<i>Raimo Mäkelä and Olli Vainio, Tampere University of Technology, Finland</i>	
RUN-TIME SCHEDULED HARDWARE ACCELERATION OF MPEG-4 VIDEO DECODING	62
<i>Jani Boutellier, University of Oulu, Finland; Pekka Jääskeläinen, Tampere University of Technology, Finland; and Olli Silvén, University of Oulu, Finland</i>	
CONFIGURABLE HARDWARE/SOFTWARE SUPPORT FOR SINGLE PROCESSOR REAL-TIME KERNELS	66
<i>Susanna Nordström and Lars Asplund, Mälardalen University, Sweden</i>	
FPGA PROTOTYPE OF THE REALJAVA CO-PROCESSOR	70
<i>Tero Säntti, Joonas Tyystjärvi, University of Turku, Finland; and Juha Plosila, Academy of Finland, Finland</i>	
MAPPING STREAMING APPLICATIONS ON A RECONFIGURABLE MPSOC PLATFORM AT RUN-TIME	74
<i>Philip Hölzenspies, Gerard Smit and Jan Kuper, University of Twente, Netherlands</i>	
MANAGING RECONFIGURABLE RESOURCES IN HETEROGENEOUS CORES USING PORTABLE PRE-SYNTHEZED TEMPLATES	78
<i>Marco Domenico Santambrogio, Matteo Giani, Politecnico di Milano, Italy; and Seda Ogrenci Memik, Northwestern University, United States</i>	
POWER MANAGEMENT AND CLOCK GENERATOR FOR A NOVEL PASSIVE UWB TAG	82
<i>Majid Baghaei-Nejad, Hannu Tenhunen and Li-Rong Zheng, KTH, Sweden</i>	

WedAm4: Modelling and Analysis

CMOS IC DESIGN AND VERILOG-A MODELLING OF 10-GB/S PLL-BASED DESERIALIZER FOR INTER-CHIP COMMUNICATION IN SOC	86
<i>Maher Assaad and David Cumming, University of Glasgow, United Kingdom</i>	
ALGORITHM FOR FAST STATISTICAL TIMING ANALYSIS	90
<i>Jakob Salzmann, Frank Sill and Dirk Timmermann, University of Rostock, Germany</i>	

MIGRA: A TASK MIGRATION ALGORITHM FOR REDUCING TEMPERATURE GRADIENT IN MULTIPROCESSOR SYSTEMS ON CHIP	94
<i>Salvatore Carta, University of Cagliari, Italy; Andrea Acquaviva, University of Verona, Italy; Fabio Mereu, University of Cagliari, Italy; and Giovanni De Micheli, Ecole Polytechnique Federale de Lausanne, Italy</i>	

WedAm5: Processor Architectures

MULTI-ASIP SOCS OR HOW TO DESIGN ULTRA-LOW POWER ARCHITECTURES FOR WIRELESS AND MULTI-MEDIA SYSTEMS	100
<i>Gert Goossens, Target Compiler Technologies, Belgium</i>	

THE NOCRAY GRAPHIC ACCELERATOR: A CASE-STUDY FOR MP-SOC NETWORK-ON-CHIP DESIGN METHODOLOGY	101
<i>Sergio Tota, Mario Casu, Paolo Motto, Massimo Ruo Roch and Maurizio Zamboni, Politecnico di Torino, Italy</i>	

CONTROL AND DATAPATH DECOUPLING IN THE DESIGN OF A NOC SWITCH: AREA, POWER AND PERFORMANCE IMPLICATIONS	105
<i>Simone Medardoni, Davide Bertozzi, University of Ferrara, Italy; Luca Benini, University of Bologna, Italy; and Enrico Macii, Politecnico di Torino, Italy</i>	

WedAm6: Invited5

IS YOUR LOW-POWER DESIGN SWITCHED ON?	109
<i>Mark Croft and Stephen Bailey, Mentor Graphics, United Kingdom</i>	

WedPm2: Industry4 and Coffee

REDUCE SOC ENERGY CONSUMPTION THROUGH PROCESSOR ISA EXTENSION	113
<i>Steven Leibson, Tensilica, United States</i>	

WedPm3: On-Chip Communication and Logic

USING A LINEAR SECTIONED BUS AND A COMMUNICATION PROCESSOR TO REDUCE ENERGY COSTS IN SYNCHRONOUS ON-CHIP COMMUNICATION	117
<i>Kris Heyrman, University College Ghent, Belgium; Antonis Papanikolaou, IMEC, Belgium; Francky Catthoor, Katholieke Universiteit Leuven, Belgium; Peter Veelaert, University College Ghent, Belgium; and Wilfried Philips, TELIN, Ghent University, Belgium</i>	

A NEW LOOK AT REVERSIBLE LOGIC IMPLEMENTATION OF DECIMAL ADDER	121
<i>Rekha K. James, Shahana T. K., K. Poulouse Jacob, Cochin University of Science and Technology, India; and Sreela Sasi, Gannon University, United States</i>	

3-GB/S, SINGLE-ENDED ADAPTIVE EQUALIZATION OF BIDIRECTIONAL DATA OVER A MULTI-DROP BUS	125
<i>Henrik Fredriksson and Christer Svensson, Linköping University, Sweden</i>	

WedPm5: Invited7

ENERGY-OPTIMAL CIRCUIT DESIGN	129
<i>Scott Hanson, Bo Zhai, David Blaauw and Dennis Sylvester, University of Michigan, United States</i>	

Author Index	133
---------------------------	-----