

Proceedings of the European Solid State Device Research Conference

**Muenchen, Germany
11-13 September 2007**



IEEE Catalog Number:
ISBN 10:
ISBN 13:

CFP07543-PRT
1-4244-1123-8
978-1-4244-1123-8

ESSDERC Table of Contents

JOINT PLENARY

Place: Audimax

Technical and Economical Trends in Microelectronics	1
<i>Wolfgang Ziebart, Infineon</i>	
Architecture Approaching the Atomic Scale	11
<i>Andre Dehon, University of Pennsylvania</i>	
CMOS Image Sensors : State-Of-The-Art and Future Perspectives	21
<i>Albert Theuwissen, DALSA/Delft Univ. of Technology</i>	
Model to Hardware Matching For nano-meter Scale Technologies	28
<i>Sani R. Nassif, IBM Research</i>	
45nm/32nm CMOS - Challenge and Perspective -	32
<i>Kazunari Ishimaru, Toshiba America Electronic Components Inc.</i>	
Joining Microelectronics with Microionics: Nerve Cells and Brain Tissue on Semiconductor Chips	36
<i>Peter Fromherz, Max-Planck-Gesellschaft, München</i>	

ESSDERC PLENARY

Place: Audimax

Large Area Molecular Junctions	46
<i>Dago de Leeuw, Philips Research</i>	
The Future Outlook of Memory Devices	47
<i>Kinam Kim, Donggun Park, Samsung Electronics</i>	
The Monte Carlo Approach to Transport Modeling in Deca-nanometer MOSFETs	48
<i>Enrico Sangiorgi, University of Bologna; Pierpaolo Palestri, University of Udine- IU.NET; David Esseni, Universita' di Udine; Claudio Fiegna, University of Bologna-IU.NET; Luca Selmi, Universita' di Udine</i>	

ESSCIRC PLENARY

Place: Audimax

Designing Analog and RF Circuits for Ultra-Low Supply Voltages	58
<i>Peter Kinget, Columbia University</i>	
Low-Voltage Limitations of Memory-Rich Nano-Scale CMOS LSIs	68
<i>Kiyoo Itoh, Hitachi, Ltd.; Masashi Horiguchi, Renesas Technology Corp.; Masanao Yamaoka, Hitachi, Ltd.</i>	
Smart Sensor Design: The Art of Compensation and Cancellation	76
<i>Kofi Makinwa, Delft University of Technology; Michiel Pertijs, Jeroen vd Meer, TU Delft; Johan Huijsing, Delft University of Technology</i>	

B9L-E Joint Session on Design for Manufacturing and Variability

Time: Wednesday, September 12, 2007, 16:30 - 17:50

Place: Audimax

Key Directions and a Roadmap for Electrical Design for Manufacturing	83
<i>Andrew Kahng, University of California, San Diego</i>	
Rigorous Extraction of Process Variations for 65nm CMOS Design	89
<i>Wei Zhao, Arizona State University; Frank Liu, Kanak Agarwal, Dhruva Acharyya, IBM; Sani R. Nassif, IBM Research; Kevin Nowka, IBM; Yu Cao, Arizona State University</i>	

The Scalability of 8T-SRAM Cells under the Influence of Intrinsic Parameter Fluctuations93
Binjie Cheng, Scott Roy, Asen Asenov, University of Glasgow

C4L-E Joint Session on Technology and Readout Circuits for Sensors

Time: Thursday, September 13, 2007, 11:20 - 12:40
Place: Audimax

Analog Circuits for Sensors97
Bedrich Hosticka, Fraunhofer IMS

Integrated Sensor for Light Source Position Measurement Applicable in SOI Technology103
Christian Koch, Jürgen Oehm, Jannik Emde, Ruhr-Universität Bochum; Wolfram Budde, Elmos Semiconductor AG

Single-Grain Si Thin-Film Transistors for Analog and RF Circuit Applications107
Nitz Saputra, Mina Danesh, Alessandro Baiano, Ryoichi Ishihara, TUDelft; John Long, Delft University of Technology; Wim Metselaar, Kees Beenakker, TUDelft; Nobuo Karaki, Yasushi Hiroshima; Satoshi Inoue, Seiko-Epson

C9L-E Joint Session on Impact on Novel Technologies & Devices on Design

Time: Thursday, September 13, 2007, 16:30 - 17:50
Place: Audimax

Efficiency of Low-Power Design Techniques in Multi-Gate FET CMOS Circuits111
Christian Pacha, Infineon Technologies AG; Klaus von Arnim, Florian Bauer, Thomas Schulz, Infineon Technologies; Weize Xiong, Tamer San, Andrew Marshall, Texas Instruments; Thomas Baumann, Infineon Technologies; Rinn Cleavelin; Texas Instruments; Klaus Schroefer, Infineon Technologies; Jörg Berthold, Infineon Technologies AG

Impact of Well Edge Proximity Effect on Timing115
Toshiki Kanamoto, Renesas technology corporation; Yasuhiro Ogasahara, Osaka University; Keiko Natsume, Kenji Yamaguchi, Hiroyuki Amishiro, Tetsuya Watanabe, Renesas technology corporation; Masanori Hashimoto, Osaka University

Impact of Stress on Various Circuit Characteristics in 65nm PDSOI Technology119
Sushant Suryagandh, Advanced Micro Devices; Mayank Gupta, Advanced Mirco Devices; Zhi-Yuan Wu, Srinath Krishnan, Mario Pelella, Jung-Suk Goo, Ciby Thuruthiyil, Judy An, Brian Chen; Niraj Subba, Luis Zamudio, James Yonemura, Ali Icel,Advanced Micro Devices

Analog Design Challenges and Trade-Offs using Emerging Materials and Devices123
Michael Fulde, Technische Universitaet Muenchen; Abdelkarim Mercha, Cedric Gustin, Bertrand Parvais, Vaidy Subramanian, IMEC; Klaus von Arnim, Florian Bauer, Klaus Schroefer, Infineon Technologies; Doris Schmitt-Landsiedel; Technische Universität München; Gerhard Knoblinger, Infineon

A2L-B Reliability

Time: Tuesday, September 11, 2007, 09:50 - 11:10
Place: N1080

Negative Bias Temperature Instability: Recoverable versus Permanent Degradation127
Tibor Grasser, TU Wien; Ben Kaczer, IMEC

A Reliable and Accurate Approach to Assess NBTI Behavior of state-of-the-art pMOSFETs with Fast-WLR131
Christian Schlünder, Rolf-Peter Vollertsen, Wolfgang Gustin, Hans Reisinger, Infineon Technologies AG

Analysis of Transient Charging Components in NBTI Degradation Studied for TaN Gated HfO₂/SiO₂ Dielectrics135
Kenji Okada, MIRAI-ASET; Tsuyoshi Horikawa, Hiroyuki Ota, MIRAI-ASRC,AIST; Toshihide Nabatame, MIRAI-ASET; Akira Toriumi, MIRAI-ASRC,AIST and Univ. Tokyo

Power-Cycling of DMOS-Switches Triggers Thermo-Mechanical Failure Mechanisms139
Tobias Smorodin, Infineon Technologies AG; Michael Glavanovics, KAI GmbH; Jürgen Wilde, University of Freiburg; Matthias Stecher, Infineon Technologies

A2L-C Multigate Devices

Time: Tuesday, September 11, 2007, 09:50 - 11:10

Place: N1070

Multi-gate Devices for the 32nm Technology Node and Beyond143

Nadine Collaert, A. De Keersgieter, IMEC; A. Dixit, I. Ferain, K.U.Leuven; L.-S. Lai, TSMC assignee to IMEC; D. Lenoble, STMicroelectronics; Abdelkarim Mercha, Axel Nackaerts, IMEC; B.J. Pawlak; NXP Semiconductors; R. Rooyackers, IMEC; Thomas Schulz, Infineon Technologies; K.T. San, Texas Instruments Inc.; N.J. Son, Samsung Electronics

Impact of the Gate Stack on the Electrical Performances of 3D Multi-Channel MOSFET (MCFET) on SOI147

Emilie Bernard, STMicroelectronics/Advanced Devices; Thomas Ernst, CEA/LETI/MINATEC; Bernard Guillaumot, Nathalie Vulliet, STMicroelectronics; Xavier Garros, Virginie Maffini-Alvaro, CEA/LETI/MINATEC; Francois Andrieu, CEA LETI - MINATEC; Vincent Barral, CEA/LETI/MINATEC; Abdelkader Souifi, INL-INSA Lyon; Philippe Coronel, Thomas Skotnicki, STMicroelectronics; Simon Deleonibus, CEA LETI - MINATEC

Strain Enhancement in Spacerless N-Channel FinFETs with Silicon-Carbon Source and Drain Stressors151

Tsung-Yang Liow, Kian-Ming Tan, Rinus Tek Po Lee, Ming Zhu, National University of Singapore; Keat-Mun Hoe, Institute of Microelectronics; Ganesh Samudra, National University of Singapore; N. Balasubramanian, Institute of Microelectronics; Yee-Chia Yeo, National University of Singapore

A2L-D Multi-Scale Analysis

Time: Tuesday, September 11, 2007, 09:50 - 11:10

Place: N1090

Electro-Thermal Model of a High-Voltage IGBT Module for Realistic Simulation of Power Converters155

Alberto Castellazzi, Swiss Federal Institute of Technology, Zurich (ETHZ); Mauro Ciappa, Wolfgang Fichtner, ETH Zurich; Emmanuel Batista, Jean-Marc Dienot, Michel Mermet-Guyennet, ALSTOM-Power Electronics Associated Research Laboratory

Characterization and Modeling of CMOS On-Chip Coupled Interconnects159

Rakesh Kumar, Subhash Chander Rustagi, Kai Kang, Institute of Microelectronics; Koenraad Mouthaan, National University of Singapore; Wong Kin Shun Terence, Nanyang Technological University

Modeling of Passive-Active Device Interactions163

Wim Schoenmaker, Peter Meuris, Erik Janssens, MAGWEL; Wil Schilders, NXP; Daniel Ioan, University Bucharest

Numerical and Analytical Simulations of Suspended Gate – FET for Ultra-low Power Inverters167

Dimitrios Tsamados, Ecole Polytechnique Federale de Lausanne (EPFL); Yogesh Singh Chauhan, Christoph Eggimann, EPFL; Kerem Akarvardar, H.-S. Philip Wong, Stanford University; Adrian Ionescu, EPFL

A4L-B Smart Power 1: Deep Sub-Micron Technologies

Time: Tuesday, September 11, 2007, 11:40 - 12:40

Place: N1080

Thermal Resistance Reduction in Power MOSFETs Integrated in a 65nm SOI Technology171

Olivier Bon, STMicroelectronics/LAAS-CNRS; Jaume Roig, Frederic Morancho, LAAS-CNRS; Sebastien Haendler, Olivier Gonnard, STMicroelectronics; Christine Raynaud, CEA-LETI/STMicroelectronics

Design and Characterization of STI Compatible High-voltage NMOS and PMOS Devices in Standard CMOS Process	175
<i>Xiaoliang Han, Saarland University; Chihao Xu, Sarland University</i>	
Lateral HV-MOS Transistors (50V) for Integration in a 0.18μm CMOS-Process.....	179
<i>Michael Groß, Michael Stoisiek, Universität Erlangen-Nürnberg; Thomas Uhlig, Christoph Ellmers, Felix Fürnhammer, X-FAB Semiconductor Foundries AG</i>	
<hr/>	
A4L-C Noise & Performance Assessment	
<hr/>	
Time:	Tuesday, September 11, 2007, 11:40 - 12:40
Place:	N1070
Microscopic Modeling of High Frequency Noise in SiGe HBTs	183
<i>Mindaugas Ramonas, Bundeswehr University; Paulius Sakalas, Dresden University of Technology; Christoph Jungemann, Bundeswehr University; Michael Schroter, Dresden University of Technology; Wolfgang Kraus, Atmel Germany GmbH; Artur Shimukovitch, Semiconductor Physics Institute</i>	
Random Telegraph Signal Noise SPICE Modeling for Circuit Simulators	187
<i>Cedric Leyris, Sonia Pilorget, Mathieu Marin, Michel Minondo, Hervé Jaouen, STMicroelectronics</i>	
Trading off Static Power and Dynamic Performance in CMOS Digital Circuits: Bulk Versus Double Gate SOI MOSFETs	191
<i>Matteo Agostinelli, DIEGM, Universita' di Udine; Massimo Alioto, DII, Universita' di Siena; David Esseni, Luca Selmi, Universita' di Udine</i>	
<hr/>	
A8L-B High-k & Metal Gates	
<hr/>	
Time:	Tuesday, September 11, 2007, 16:10 - 17:40
Place:	N1080
Achieving Low VT Ni-FUSI CMOS via Lanthanide Incorporation in the Gate Stack	195
<i>Anabela Veloso, Hong Yu, Anne Lauwers, IMEC; Shou Chang, TSMC; Christoph Adelman, Bart Onsia, Marc Demand, Stephan Brus, Christa Vrancken; Raghunath Singanamalla, IMEC; Peer Lehnen, Aixtron; Jorge Kittl, TI</i>	
Effective Control of Flat-band Voltage in HfO₂ Gate Dielectric with La₂O₃ Incorporation.....	199
<i>Koichi Okamoto, Manabu Adachi, Kuniyuki Kakushima, Parhat Ahmet, Nobuyuki Sugii, Kazuo Tsutsui, Takeo Hattori, Hiroshi Iwai, Tokyo Institute of Technology</i>	
Demonstration of Phase-controlled Ni-FUSI CMOSFETs employing SiON Dielectrics Capped with Sub-monolayer ALD HfSiON for Low Power Applications.....	203
<i>Hongyu Yu, CMOSDR / IMEC; Shou-Zen Chang, TSMC assignee to IMEC; Anabela Veloso, Anne Lauwers, Annelies Delabie, Jean-Luc Everaert, Raghunath Singanamalla, Christoph Kerner, Christa Vrancken; Stephan Brus, Philippe Absil, Thomas Hoffmann, Serge Biesemans, IMEC</i>	
Dual Work Function High-k/Metal Gate CMOS FinFETs	207
<i>Muhammad Hussain, SEMATECH Inc.; Casey Smith, SEMATECH/University of North Texas; Pankaj Kalra, SEMATECH/University of California, Berkeley; Ji-Woon Yang, SEMATECH; Gabe Gebara, ATDF; Barry Sassman, SEMATECH; Paul Kirsch, SEMATECH/IBM; Prashant Majhi, SEMATECH/Intel; Seung-Chul Song; SEMATECH; Rusty Harris, SEMATECH/AMD; Hsing-Huang Tseng, SEMATECH; Raj Jammy, SEMATECH/IBM</i>	
Band Edge NMOS Work Function for Nickel Fully-silicided (FUSI) Gate Obtained by the Insertion of Novel Y-, Tb-, and Yb-based Interlayers.....	210
<i>Andy Eu-Jin Lim, Rinus Tek Po Lee, Xin Peng Wang, Wan Sik Hwang, National University of Singapore; Chih-Hang Tung, Institute of Microelectronics; Mei Ying Lai, Institute of Materials Research and Engineering; Ganesh Samudra, National University of Singapore; Dim-Lee Kwong, Institute of Microelectronics; Yee-Chia Yeo; National University of Singapore</i>	

A8L-C Phase Change and Resistive Memory

Time: Tuesday, September 11, 2007, 16:10 - 17:50**Place:** N1070**Status and Challenges of PCM Modeling.....214***Andrea Leonardo Lacaita, Daniele Ielmini, Politecnico di Milano***Self-Aligned uTrench Phase-Change Memory Cell Architecture for 90nm Technology and Beyond222***Agostino Pirovano, Fabio Pellizzer, Innocenzo Tortorelli, STMicroelectronics; Robert Harrigan, Intel Corp.; Michele Magistretti, Pietro Petruzza, Enrico Varesi, Davide Erbetta, Tina Marangon; Ferdinando Bedeschi, STMicroelectronics; Rich Fackenthal, Greg Atwood, Intel Corp.***The Conductive Bridging Random Access Memory (CBRAM): A Non-Volatile Multi-Level Memory Technology.....226***Corvin Liaw, Michael Kund, Qimonda AG; Doris Schmitt-Landsiedel, Technische Universität München; Ingolf Ruge, TU Muenchen***W/Ta2O5/TaN MIM capacitor for High Density One Time Programmable Memory230***Alexandre Villaret, élodie Ebrard, Nicolas Casanova, Simon Guillaumet, Philippe Candelier, Philippe Coronel, Jean-Pierre Schoellkopf, Thomas Skotnicki, STMicroelectronics*

A8L-D Carbon-based Devices

Time: Tuesday, September 11, 2007, 16:10 - 17:50**Place:** N1090**Critique of High Frequency Performance of CNT FETs.....234***David Pulfrey, University of British Columbia***The Role of Inelastic Electron-Phonon Interaction on the On-Current and Gate Delay Time of CNT-FETs.....239***Mahdi Pourfath, Institute for Microelectronics, TU Wien; Hans Kosina, TU Wien; Siegfried Selberherr, TU Vienna***A Novel Graphene Channel Field Effect Transistor with Schottky Tunneling Source and Drain243***Jing Zhu, University of California, Los Angeles; Jason Woo, UCLA***Phonon-scattering Effects in CNT-FETs with Different Dimensions and Dielectric Materials.....247***Roberto Grassi, University of Bologna; Stefano Poli, ARCES, University of Bologna; Susanna Reggiani, Antonio Gnudi, University of Bologna; Massimo Rudan, ARCES and DEIS, University of Bologna; Giorgio Baccarani, University of Bologna*

B3L-B Advanced Process Integration

Time: Wednesday, September 12, 2007, 10:40 - 12:00**Place:** N1080**A New Fabrication Method for Multi-Layer Stacked Devices using Wafer-to-Wafer Stacked Technology based on 8-inch Wafers251***Takanori Maebashi, Nobuaki Miyakawa, Natsuo Nakamura, Shigeto Nakayama, Honda Research Institute Japan***Fully-Depleted SOI CMOS Technology using WxN Metal Gate and HfSixOyNz High-k Dielectric.....255***Delphine Aime, Freescale Semiconductors; Claire Fenouillet-Beranger, CEA-Leti Minatec; Pierre Perreau, CEA-LETI; Stephane Denorme, Jean Coignus, Antoine Cros, Dominique Fleury, STMicroelectronics; Olivier Faynot, CEA LETI - MINATEC; Anne Vandooren, Freescale Semiconductors; Remy Gassilloud, François Martin, Sebastien Barnola, Thierry Salvétat, CEA-Leti Minatec*

Low Resistive Tungsten Dual Polymetal Gate Process for High Speed and High Density Memory Devices.....	259
<i>Yong Soo Kim, Kwan Yong Lim, Hynix Semiconductor Inc.</i>	
Embedded FLASH Memory Thermal Budget Impact on Core CMOS 90nm Devices.....	263
<i>Jean-Pierre Carrere, STMicroelectronics; Florence Larman, Erik Van Der Vegt, NXP semiconductors; Mathilde Bocat, STM; Nicolas Auriac, Freescale semiconductors; Nathalie Cherault, Marion Charleux, STM; Krysten Rochereau, Marco Hopstaken; NXP semiconductors; Roland Pantel, STMicroelectronics; Boter Dick, Dormans Do, NXP semiconductors</i>	

B3L-C Advanced Characterization Techniques

Time: Wednesday, September 12, 2007, 10:40 - 12:40
Place: N1090

Characterization of the pile-up of As at the SiO₂/Si interface	267
<i>Christian Steen, University Erlangen-Nuremberg; Alberto Martinez-Limia, Fraunhofer Institute of Integrated Systems and Device Technology; Peter Pichler, Fraunhofer Institute of Integrated Systems and Device Technology, University Erlangen-Nuremberg; Heiner Ryssel, Fraunhofer IISB; Lirong Pei, North Carolina State University; Gerd Duscher, North Carolina State University, Oak Ridge National Laboratory; Wolfgang Windl, Ohio State University</i>	
Mobility Issues in Double-Gate SOI MOSFETs: Characterization and Analysis.....	271
<i>Noel Rodriguez, University of Granada; Sorin Cristoloveanu, Loan Pham Nguyen, IMEP-MINATEC; Francisco Gamiz, University of Granada</i>	
Reliable Extraction of Metal Gate Work Function by Combining Two Electrical Characterization Methods	275
<i>Matthieu Charbonnier, Jérôme Mitard, Charles Leroux, CEA-LETI MINATEC; Gérard Ghibaudo, IMEP, CNRS-INPG-UJF; Vincent Cosnier, P. Besson, ST Microelectronics; François Martin, G. Reimbold, CEA-LETI MINATEC</i>	
A Modified Constant Field Charge Pumping Method for Sensitive Profiling of Near-Junction Charges	279
<i>Walter von Emden, Qimonda; Wolfgang Krautschneider, Hamburg University of Technology; Georg Tempel, Infineon Technologies; Rainer Hagenbeck, M. Florian Beug, Qimonda</i>	
High-k-Oxide/Silicon Interfaces Characterized by Capacitance Frequency Spectroscopy.....	283
<i>Bahman Raeissi, J. Piscator, O. Engström, Chalmers University of Technology; Stephen Hall, Octavian Buiu, University of Liverpool; Max Lemme, H. D. B. Gottlob, AMO GmbH; P. K. Hurley, K. Cherkaoui; Tyndall National Institute; H. J. Osten, Leibniz University of Hannover</i>	

B3L-D Silicon Emerging Devices

Time: Wednesday, September 12, 2007, 10:40 - 12:20
Place: N1070

Abrupt Current Switching due to Impact Ionization Effects in Omega-MOSFET on Low Doped Bulk Silicon	287
<i>Kirsten Moselund, Vincent Pott, Didier Bouvet, Adrian Ionescu, EPFL</i>	
Analytical and Compact Modelling of the I-MOS (Impact Ionization MOS).....	291
<i>Frédéric Mayer, Thierry Poiroux, Gilles Le Carval, CEA-LETI; Laurent Clavelier, CEA-LETI, MINATEC; Simon Deleonibus, CEA LETI - MINATEC</i>	
A Complementary-I-MOS Technology Featuring SiGe Channel and I-region For Enhancement of Impact-ionization, Breakdown Voltage, and Performance.....	295
<i>Eng-Huat Toh, Grace Huiqi Wang, Lap Chan, National University of Singapore; Guo-Qiang Lo, Institute of Microelectronics; Dennis Sylvester, University of Michigan, Ann Arbor; Chun-Huat Heng, Ganesh Samudra, Yee-Chia Yeo, National University of Singapore</i>	
Threshold Voltage in Tunnel FETs: Physical Definition, Extraction, Scaling, and Impact on IC Design	299
<i>Katherine Boucart, Swiss Federal Institute of Technology Lausanne (EPFL); Adrian Ionescu, EPFL</i>	

Gate-All-Around Si-Nanowire CMOS Inverter Logic Fabricated using Top-down Approach.....303
Kavitha Buddharaju, Navab Singh, Subhash Chander Rustagi, Selin Teo, Lai Yin Wong, Leijun Tang, Chih Hang Tung, Guo-Qing Lo, Balasubramanian Narayanan; Dim-Lee Kwong, Institute of Microelectronics

Current Transport Mechanisms of Schottky Barrier and Modified Schottky Barrier MOSFETs.....307
Bing-Yue Tsui, National Chiao-Tung University; Chi-Pei Lu, NCTU

B7L-B Strained Devices

Time: Wednesday, September 12, 2007, 15:00 - 16:00
Place: N1090

Uniaxial Strained Silicon FETs on Silicon Germanium on Insulator Substrates with an e-Si_{0.7}Ge_{0.3} Stress Transfer Layer and Source/Drain Stressors for Performance Enhancement311

Grace Huiqi Wang, Eng-Huat Toh, National University of Singapore; Chih-Hang Tung, Institute of Microelectronics; Sudhiranjan Tripathy, Institute of Materials Research and Engineering; Subramaniam Balakumar, Guo-Qiang Lo, Institute of Microelectronics; Ganesh Samudra, Yee-Chia Yeo, National University of Singapore

Fabrication, Characterization and Modeling of Strained SOI MOSFETs with Very Large Effective Mobility315

Francesco Driussi, University of Udine; David Esseni, Luca Selmi, Universita' di Udine; Mathias Schmidt, AMICA; Max Lemme, AMO GmbH; H. Kurz, AMICA; Dan Buca, Siegfried Mantl, Institute of Bio- and Nanosystems - Center of Nanoelectronic Systems for Information Technology; Martina Luysberg; Institut für Festkörperforschung; Roger Loo, IMEC; D. Nguyen, M. Reiche, Max Planck Institut für Mikrostrukturphysik

Leakage Current Reduction in 80 nm Biaxially Strained Si nMOSFETs on In-situ Doped SiGe Virtual Substrates319

Julius Hållstedt, Gunnar Malm, Per-Erik Hellström, Mikael Östling, KTH; Michael Oehme, Jens Werner, Klara Lyutovich, Erich Kasper, Universität Stuttgart

B7L-C SRAM and DRAM

Time: Wednesday, September 12, 2007, 15:00 - 16:00
Place: N1070

Advantages of Bulk over SOI in Performance of Thyristor-based SRAM Cell with Selective Epitaxy Anode.....323

Taro Sugizaki, Sony Corporation; Motoaki Nakamura, Masashi Yanagita, Mitsuko Shinohara, Tetsuya Ikuta, Tomokazu Ohchi, Katsuhisa Kugimiya, Ryo Yamamoto, Saori Kanda; Kojiro Yagami, Tatsuji Oda, SONY

Lateral-Extended (LatEx.) Active for Improvement of Data Retention Time for Sub 60nm DRAM Era327

Sungsam Lee, Samsung Electronics Co.; Jongchul Park, Gyoyoung Jin, Kinam Kim, Samsung Electronics

1T-Capacitorless Bulk Memory: Scalability and Signal Impact.....330

Gerald Gouya, Pierre Malinge, Bradley Garni, Freescale semiconductor; Franck Genevaux, Richard Ferrant, STMicroelectronics; Sophie Puget, Valery Gravoulet, NXP; Olivier Bonnaud, IETR

B7L-D Process Modeling

Time: Wednesday, September 12, 2007, 15:00 - 16:00
Place: N1080

From Point Defects to Dislocation Loops: A Comprehensive TCAD Model for Self-interstitial Defects in Silicon334

Ignacio Martin-Bragado, Ibrahim Avci, Synopsys Inc; Nikolas Zographos, Synopsys LLC; Pedro Castrillo, Martin Jaraiz, University of Valladolid

Atomistic Modeling and Physical Comprehension of the Effects of Implant Dose Rate on Boron Activation in pMOSFET S/D	338
<i>Julien Singer, NXP Semiconductors; Francois Wacquant, STMicroelectronics; Frederic Salvetti, NXP Semiconductors; Nathalie Cagnat, STMicroelectronics; Vincent Kaepelin, NXP Semiconductors; Martin Jaraiz, Pedro Castrillo, Emiliano Rubio, University of Valladolid; Alain Poncet, Lyon Nanotechnologies Institute</i>	

On a Computationally Efficient Approach to Boron-Interstitial Clustering.....	342
<i>Johann Schermer, Peter Pichler, Fraunhofer-Institute of Integrated Systems and Device Technology; Christoph Zechner, Synopsys Switzerland LLC, Zurich; Wilfried Lerch, Silke Paul, Mattson Thermal Products GmbH, Dornstadt, Gemany</i>	

B9L-B RF Devices & Components

Time: Wednesday, September 12, 2007, 16:30 - 17:50
Place: N1080

An Experimental and Simulation Study of pnp Si/SiGeC HBTs Using Box-like Ge profiles.....	346
<i>Julien Duvernay, Gaël Borot, Pascal Chevalier, Didier Dutartre, Roland Pantel, Laurent Rubaldo, Thierry Schwartzmann, Benoit Vandelle, Alain Chantre; STMicroelectronics</i>	

A Novel Base Current Phenomenon in SiGe HBTs Operating in the Inverse Mode	350
<i>Aravind Appaswamy, John Cressler, Georgia Institute of Technology; Guofu Niu, Auburn University</i>	

Characterization of PVD Aluminum Nitride for Heat Spreading in RF IC's	354
<i>Luigi La Spina, DIMES/TUDeft; Lis K. Nanver, TUDeft; Enrique Iborra, Marta Clement, Jimena Olivares, Universidad Politecnica de Madrid; Hugo Schellevis, TUDeft</i>	

Intermediate Frequency Lamb Wave Coupled Resonator Filters for RF Receiver Architectures.....	358
<i>Matthieu Desvergne, E. Defay, D. Wlozan, M. Aid, P. Vincent, CEA-LETI/MINATEC; A. Volatier, ST Microelectronics; Yann Deval, Jean-Baptiste Bégueret, IMS – IXL Laboratory</i>	

B9L-C Optical detectors

Time: Wednesday, September 12, 2007, 16:30 - 17:50
Place: N1090

Low-Noise CMOS Single-Photon Avalanche Diodes with 32 ns Dead Time.....	362
<i>Lucio Pancheri, David Stoppa, FBK-irst, Centre for Scientific and Technological Research</i>	

Transient Charge Pumping as a New technique for a Higher Sensitivity SOI MOSFET Photodetector	366
<i>Louis Harik, Jean-Michel Sallese, Maher Kayal, Ecole Polytechnique Federale de Lausanne (EPFL)</i>	

Degradation of Spectral Response and Dark Current of CMOS Image Sensors in Deep-Submicron Technology due to gamma-Irradiation	370
<i>Padmakumar Ramachandra Rao, Xinyang Wang, Delft University of Technology; Albert Theuwissen, DALSA/Delft Univ. of Technology</i>	

Fabrication of a Bolometric Infrared Micro-Spectrometer.....	374
<i>Jae Chang Yang, Ju Chan Choi, Ho Jung, Seong Ho Kong, Kyungpook National University</i>	

C2L-B Mobility Modeling

Time: Thursday, September 13, 2007, 09:30 - 10:50
Place: N1080

Anisotropy of Electron Mobility in Arbitrarily Oriented FinFETs.....	378
<i>Francisco Gamiz, Luca Donetti, Noel Rodriguez, University of Granada</i>	

Monte Carlo Study of Apparent Mobility Reduction in Nano-MOSFETs	382
<i>Karim Huet, Jerome Saint-Martin, Arnaud Bournel, Sylvie Galdin-Retailleau, Philippe Dollfus, IEF, Univ. Paris Sud, CNRS; Gerard Ghibaudo, Mireille Mouis, IMEP, CNRS-INPG-UJF</i>	

Effects of Shear Strain on the Conduction Band in Silicon: An Efficient Two-Band k-p Theory.....	386
<i>Viktor Sverdlov, Enzo Ungersboeck, Institute for Microelectronics, TU Wien; Hans Kosina, TU Wien; Siegfried Selberherr, TU Vienna</i>	

Modeling of Hole Inversion Layer Mobility in Unstrained and Uniaxially Strained Si on Arbitrarily Oriented Substrates.....	390
<i>Anh-Tuan Pham, Technical University of Braunschweig; Christoph Jungemann, Bundeswehr University; Bernd Meinerzhagen, Technical University of Braunschweig</i>	

C2L-C Capacitor Characterization

Time: Thursday, September 13, 2007, 09:30 - 10:30
Place: N1070

Design improvement of RF 3D MIM damascene capacitor.....	394
<i>Stephane Capraro, Cedric Bermond, Thu Trang Vo, Jerome Piquet, Bernard Flechet, LAHC, IMEP-LAHC; Maryline Thomas, Alexis Farcy, Joaquin Torres, Sebastien Cremer; STMicroelectronics; Eric Guichard, Armelle Haen, Silvaco data systems</i>	

New Capacitor Parametric Test Methodology for Process Issues Control.....	398
<i>Jean-Philippe Manceau, Aurélie Bajolet, Sébastien Cremer, Matthieu Quoirin, Sylvie Bruyere, STMicroelectronics; Alain Sylvestre, G2ELab (CNRS); Patrice Gonon, LTM (CNRS)</i>	

Accelerated Lifetime Measurements on Thin Film Ferroelectric Materials with a High Dielectric Constant.....	402
<i>Aarnoud Roest, Klaus Reimann, NXP Semiconductors; Mareike Klee, Philips Research</i>	

C4L-B Charge Trap Memory

Time: Thursday, September 13, 2007, 11:20 - 12:20
Place: N1080

Characterization and Modeling of Long Term Retention in SONOS Non Volatile Memories.....	406
<i>Antonio Arreghini, DIEGM Università di Udine; Nader Akil, NXP Semiconductors; Francesco Driussi, University of Udine; David Esseni, Luca Selmi, Università di Udine; Michiel Van Duuren, NXP Semiconductors</i>	

Integration of CVD Silicon Nanocrystals in a 32Mb NOR Flash Memory.....	410
<i>Stephanie Jacob, ATMEL; Barbara De Salvo, CEA-LETI; Gilles Festes, Sylvie Bodnar, Romain Coppard, Jean-Francois Thiery, Thibaut Pate-Cazal, ATMEL; Luca Perniola, Eric Jalaguier; CEA-LETI; Thierry Pedron, ATMEL; Fabien Boulanger, CEA-LETI; Simon Deleonibus, CEA LETI - MINATEC</i>	

Low voltage hot-carrier programming of ultra-scaled SOI Finflash memories.....	414
<i>J. Razafindramora, CEA LETI-MINATEC; Luca Perniola, CEA-LETI; Carine Jahan, P. Scheiblin, M. Gély, C. Vizioz, C. Carabasse, CEA LETI-MINATEC; Fabien Boulanger, Barbara De Salvo; CEA-LETI; Simon Deleonibus, CEA LETI - MINATEC; Salvatore Lombardo, C. Bongiorno, CNR-IMM; G. Iannaccone, Università di Pisa</i>	

C4L-C Smart Power 2: Devices

Time: Thursday, September 13, 2007, 11:20 – 12:20
Place: N1090

The ESBT: A New Monolithic Power Actuator Technology Devoted to High Voltage and High Frequency Applications.....	418
<i>Cesare Ronsisvalle, Vincenzo Enea, Daniele Kroell, Michele Messina, STMicroelectronics</i>	

Theoretical Analysis of XtremOS™ Power Transistors.....	422
<i>Jaume Roig, AMI Semiconductor Belgium BVBA; Bart Desoete, AMI Semiconductor; Peter Moens, Marnix Tack, AMI Semiconductor Belgium BVBA</i>	

Impact of Lateral Non-uniform Doping and Hot Carrier Degradation on Capacitance Behavior of High Voltage MOSFETs	426
<i>Yogesh Singh Chauhan, EPFL; Renaud Gillon, AMI Semiconductor; Michel Declercq, Adrian Ionescu, EPFL</i>	

C8L-B RF MEMS and Sensors

Time: Thursday, September 13, 2007, 16:10 - 17:50
Place: N1080

Fragmented Membrane MEM Bulk Lateral Resonators with Nano-Gaps On 1.5um SOI.....	430
<i>Diana Badila-Ciressan, Marco Mazza, Daniel Grogg, Adrian Ionescu, EPFL</i>	

Electrothermal Tuning and SNR of Nanoelectromechanical Resonators	434
<i>Seong Chan Jun, SAIT (Samsung Advanced Institute of Technology); Chan-Wook Baik, Sun-Il Kim, Jong-Min Kim, SAIT; H.Jin Kim, Seoul National University; X. M. Henry Huang, James Hone, Columbia University</i>	

New Compact MEMS Switch Controlled Tunable DGS Coplanar Bandpass Filter	438
<i>Anatoliy Batmanov, University of Magdeburg; Ahmed Boutejdar, Abbas Omar, Edmund Burte, Uni-Magdeburg</i>	

A High-Sensitive Pd/InGaP Transistor Hydrogen Sensor	442
<i>Chung-Yeh Wu, Chin-Tien Lin, National Cheng-Kung University; Yen-I Chou, Industrial Technology Research Institute; Chieng-Chi Tung, Wen-Chau Liu, Huey-Ing Chen, National Cheng-Kung University</i>	

Anodic Tantalum Pentoxide for CMOS Compatible Low Voltage Electrowetting-On-Dielectric Device Fabrication	446
<i>Yifan Li, William Parkes, Les Haworth, Adam Stokes, Keith Muir, Peng Li, Adam Collin, Neil Hutcheon, Robert Henderson; Bruce Rae, Anthony Walton, University of Edinburgh</i>	

C8L-C Alternative Channel Materials

Time: Thursday, September 13, 2007, 16:10 - 17:50
Place: N1090

Germanium-On-Nothing (GeON): an innovative technology for ultrathin Ge film integration	450
<i>Estelle Batail, Stéphane Monfray, Denis Rideau, Mélanie Szczap, STMicroelectronics; Claude Tabone, Jean-Michel Hartmann, Stéphane Borel, Jean-François Damlencourt, Laurent Clavelier; CEA-LETI, MINATEC; Marc Bescond, IMEP INP Grenoble MINATEC; Gérard Ghibaudo, IMEP, CNRS-INPG-UJF; Thomas Skotnicki, STMicroelectronics</i>	

Analysis of Junction Leakage in Advanced Germanium P+/n Junctions	454
<i>Geert Eneman, Oriol Sicart, Eddy Simoen, Alessandra Satta, Brice De Jaeger, David Brunco, Gareth Nicholas, Cor Claeys, Marc Meuris; Marc Heyns, IMEC</i>	

0.12µm P-MOSFETs with High-K and Metal Gate Fabricated in a Si Process Line on 200mm GeOI Wafers	458
<i>Cyrille Le Royer, CEA Léti, Minatec; Laurent Clavelier, Claude Tabone, CEA-LETI, MINATEC; Chrystel Deguet, Loïc Sanchez, CEA Léti, Minatec; Jean-Michel Hartmann, CEA-LETI, MINATEC; Marie-Christine Roure, CEA Léti, Minatec; Helen Grampeix, CEA-LETI; Simon Deleonibus; CEA LETI - MINATEC</i>	

High Performance High-k/Metal Gate Ge pMOSFETs with Gate Lengths down to 125 nm and Halo Implant.....	462
<i>Brice De Jaeger, Gareth Nicholas, IMEC; David Brunco, INTEL; Geert Eneman, Marc Meuris, Marc Heyns, IMEC</i>	

Sub-micron, Metal Gate, High-k Dielectric, Implant-free, Enhancement-mode III-V MOSFETs.....	466
<i>David Moran, Richard Hill, Xu Li, Haiping Zhou, Douglas McIntyre, Steven Thoms, University of Glasgow; Ravi Droopad, Peter Zurcher, Karthik Rajagopalan; John Abrokwah, Matthias Passlack, Freescale Semiconductor Inc; Iain Thayne, University of Glasgow</i>	