

# **2007 International Conference on Design & Technology of Integrated Systems in Nanoscale Era**

**Rabat, Morocco  
2-5 September 2007**



**IEEE Catalog Number:**  
**ISBN 10:**  
**ISBN 13:**

**CFP0793A-PRT**  
**1-4244-1277-3**  
**978-1-4244-1277-8**

# Table of Contents

## Keynotes

- Meeting the evolving challenges of the semiconductor industry ..... xv  
*Magdy S. Abadir*
- New Strategies for System Design ..... xvi  
*Daniel D. Gajski*

## Session 1A: Reliability and robustness

- Modeling and Quantification of Substrate Noise Induced by  
Interconnects in SOCs ..... 1  
*Soraya Aghnout and Nasser Masoumi*
- Integrated Temperature Sensor with digital output for SoC Power  
Management ..... 7  
*Lionel Vogt, Youness Chara, Hicham Ouannani and Maria Nazih*
- A Study on Defect Tolerance of Tiles Implementing Universal Gate  
Functions ..... 13  
*Bibhash Sen and Biplab K Sikdar*

## Session 1B: Low power design and wireless systems

- Towards an Energy Efficient Branch Prediction Scheme Using Profiling,  
Adaptive Bias Measurement and Delay Region Scheduling ..... 19  
*Michael Hicks, Colin Egan, Bruce Christianson and Patrick Quick*
- A OFDM module for a MB-OFDM receiver ..... 25  
*Nuno Rodrigues, Horácio Neto and Helena Sarmento*
- HDL System-Level Design of O-QPSK Receiver for 2.4-GHz Band  
IEEE 802.15.4 ..... 30  
*Ahmed El Oualkadi and Denis Flandre*

## Session 2A: VLSI testing and DFT

- Minimization of Functional Tests by Statistical Modelling of Analogue  
Circuits ..... 35  
*Nourredine Akkouche, Ahcène Bounceur, Salvador Mir and  
Emmanuel Simeu*
- Automatic Analysis of Memory Faulty Behavior in Defective Memories .. 41  
*Zaid Al-Ars and Said Hamdiouix*

Integration of a Concurrent Signature Monitoring Mechanism in a System-on-a-Chip .....	47
<i>Athanasios Kakarountas, Haralambos Michail and Costas E. Goutis</i>	

## Session 2B: CMOS design and technology

Low Voltage Four-Quadrant Current Multiplier: An Improved Topology for n-well CMOS Process .....	52
<i>Vladimir J. S. Oliveira and Nobuo Oki</i>	
CMOS Buffer Amplifier for Wide Bandwidth Applications .....	56
<i>Ibrahim L. Abdel-Hafez, Yaser A. Khalaf and Fathi A. Farag</i>	
Front-End IP Development: Basic Know-How .....	60
<i>Abdelkrim K. Oudjida, Djamel Benamrouche and Marco Liem</i>	

## Session 3A: Simulation and validation

Extending Transaction Level Modeling for Embedded Software Design and Validation .....	64
<i>Mouna Baklouti, Adel Benzina, Aimen Bouchhima, Frederic Petrot and Ahmed Amine Jerraya</i>	
Digit Recurrence Divider: Optimization and Verification .....	70
<i>H. Bessalah, M. Anane, M. Issad, N. Anane and K. Messaoudi</i>	
Assignment Coverage, A Complementary Coverage Metric in Formal Verification .....	76
<i>Majid Nabi, Hamid Shojaei, Siamak Mohammadi and Zainalabedin Navabi</i>	

## Session 3B: Reconfigurability and FPGA

FPGA implementation of a CTC Decoder for H-ARQ compliant WiMAX systems .....	82
<i>C. Anghel, A. A. Enescu, O. M. Bugiugan and C. R. Cacoveanu</i>	
The Impact of copy-elements on QDI Asynchronous FPGA Interconnect Structure .....	87
<i>Atabak Mahram, Behnam Ghavami and Hossein Pedram</i>	

## Session 4A: Innovative technologies

Hardware Acceleration of Sequence Alignment Algorithms: An Overview	92
<i>Laiq Hasan, Zaid Al-Ars and Stamatis Vassiliadis</i>	

Speed Improvement Algorithm for 16x16 Multipliers using Sizing Optimization .....	98
<i>Behzad Eghbalkhah, Behrouz Afzal and Ali Afzali-Kusha</i>	
Circuit Implementation for Transform and Quantization Operations of H.264/MPEG-4/VC-1 Video Decoder .....	102
<i>Seonyoung Lee and Kyeongsoon Cho</i>	
<b>Session 4B: Analog and RF design</b>	
An Efficient Model to Evaluate the Impact of Design parameters on Charge Pump Circuits' Performances: Application on RFID circuits ....	108
<i>H. Aziza, E.Bergeret, A. Perez and J-M.Portal</i>	
A 2.4GHz CMOS Balun/LNA for IEEE 802.11b/g WLAN Transceiver ..	114
<i>Fernando Azevedo, Fernando Fortes and Maria João Rosário</i>	
A Novel Mixer Architecture Applied to CDMA 2000 .....	118
<i>Ahmed El Sanhoury, Yaser Khalaf and Essam Hashish</i>	
<b>Session 5A: PLL design</b>	
Reduced Pull-In Time of PLLs Using a Triple Path PDF and a Resistor Scalar Scheme .....	124
<i>Minglang Lin, Ahmet T Erdogan, Tughrul Arslan and Adrian Stoica</i>	
A digitally controlled 5GHz Analog Phase Interpolator with 10GHz LC PLL .....	130
<i>Mohamed Benyahia, Jean Batiste Moulard, Franck Badets, Anouar Mestassi, Thomas Finateu, Lionel Vogt and Fabrice Boissieres</i>	
Simulation and Improvement of Two Digital Adaptive Frequency Calibration Techniques for Fast Locking Wide-Band Frequency Synthesizers .....	136
<i>Mahmoud Reza Saadat, Mahmoud Momtazpour and Bijan Alizadeh</i>	
<b>Session 5B: Wireless systems</b>	
Design of Radio Frequency Polyphase Filter and its Application in Low-IF Receivers for Large Image Rejection .....	142
<i>Fayrouz Haddad, Oussama Frioui, Wenceslas Rahajandraibe, Lakhdar Zaïd and R. Bouchakour</i>	
A Low Phase Noise VCO for Multi Band Wireless Transceivers .....	148
<i>Shirin Bahramirad, Jad G. Atallah and Steffen Albrecht</i>	

A Low Phase Noise CMOS Quadrature VCO for 2.4 GHz Bluetooth/WLAN Applications .....	154
<i>Oussama Frioui, Fayrouz Haddad, Lakhdar Zaid and Wenceslas Rahajandraibe</i>	

## Session 6A: Signal integrity

Crosstalk and Delay Optimization Techniques for Nano Scale Interconnects .....	159
<i>Fargol Hasani and Nasser Masoumi</i>	
Complex Clock Gating with Integrated Clock Gating Logic Cell .....	164
<i>Rani Bhutada and Yiannos Manoli,</i>	
Error Probability in Synchronous Digital Circuits Due to Power Supply Noise .....	170
<i>Ferran Martorell, Marc Pons, Antonio Rubio and Francesc Moll</i>	

## Session 7: DSM effects

Layout-Aware Through-Process Circuit Analysis .....	176
<i>Rama Singh, Matt Ziegler, Gary Ditlow, Fook-Luen Heng, Jin-Fuw Lee and Mark Lavin</i>	
Leakage Current Control of Nano-Scale Full Adder Cells using Input Vectors .....	181
<i>Savithra Eratne, Pradeep Nair and Eugene John</i>	
A Clock-fault Tolerant Architecture and Circuit for Reliable Nanoelectronics System .....	186
<i>Woon Tiong Ang, Hui Fei Rao, Changhong Yu, Jilin Liu, I-Chyn Wey, An-Yeu (Andy) Wu, Hong Zhao and Jie Chen</i>	

## POSTER

### Session Poster 1

Experimental results and EM simulation of substrate noise in wideband low noise amplifier for UWB systems .....	192
<i>Ameir Fanei, Philippe Pannier, Jean Gaubert, Marc Battista and Yannick Bachelet</i>	
A New Preamble-less Timinig synchronization method for ofdm systems under multi-path channels .....	196
<i>Behzad Eghbalkhah, Babak Bornoosh, Zhila Amini-Sheshdeh and Ali Afzali-Kusha</i>	

Design and Implementation of a High Speed Low Power 4-bit Flash ADC	200
<i>Khaled Shehata, Hany Ragai and Hanady Husien</i>	
A Dual-Band 1.7V CMOS Variable Gain Low Noise Amplifier	204
<i>Fernando Azevedo, Fernando Fortes, João Caldinhas Vaz and Maria João Rosário</i>	
Class D Audio Amplifier with Trim-able Ramp Generator Design	
Theory and Design implementation for portable applications	208
<i>Salahddine Krit and Hassan Qjidaa</i>	
<b>Session Poster 2</b>	
Analytical Crosstalk Noise Characteristics	213
<i>Jean Etienne Lorival and Denis Deschacht</i>	
Automated MOS Transistor Degradation Measurements Based on LabVIEW	217
<i>Slimane Oussalah and Boualem Djezzar</i>	
Investigation of Gate Oxide Thickness effect on the Radiation-Induced Traps in MOSFET Devices Using OTCP Method	221
<i>Boualem Djezzar, Slimane Oussalah, Abderrazak Smatti , Rabah Yefsah, Mohamed Mehlous, Belkacem Mansouri and Arezki Mokrani</i>	
Fully Integrated Active Filter Design for Ultra Low Frequency Application	225
<i>Hala Y. Darweesh, Yaser A. Khalaf and Fathi A. Farag</i>	
Decoder-based Decompression for test sets containing don't cares	229
<i>Ioannis Voyiatzis and Hera Antonopoulou</i>	
<b>Session Poster 3</b>	
Design and modelling of a photovoltaic system optimized by an analog control provided with a detection circuit of dysfunction and restarting of the system	233
<i>Abdelhak Aziz, Khalil Kassmi, Mohammed Hamdaoui and François Olivie</i>	
Implementation of Picture Sequence Output in H.264 Decoder Based on FPGA	237
<i>Bin Wu, Shu-xu Guo, Ming-jiang Wang and Bin Han</i>	
Three Low Power ASIP Processor Designs for Communications, Video, and Audio Applications	241
<i>Jin Soo Kim and Myung H. Sunwoo</i>	

Open Cores based System on Chip Platform for Telecommunication Applications: VOIP .....	245
<i>Sabrina Titri, Nouma Izeboudjen, Leila Sahli, Dalila Lazib and Fatih Louiz</i>	
FACSE: a Framework for Architecture and Compilation Space Exploration .....	249
<i>Smail Niar, Nicolas Inglart, Mahdi Chaker, Said Hanafi and Nasser Benameur</i>	
<b>Author Index</b> .....	253