

2008 Design, Automation and Test in Europe

**Munich, Germany
10-14 March 2008**

Pages 1-502

IEEE Catalog Number:	CFP08162-PRT
ISBN 10:	3-9810801-3-0
ISBN 13:	978-3-9810801-3-1

Table of Contents

Cycle-approximate Retargetable Performance Estimation at the Transaction Level	1
<i>Y. Hwang, S. Abdi, D. Gajski</i>	
A Method for the Efficient Development of Timed and Untimed Transaction-Level Models of Systems-on-Chip	7
<i>J. Cornet, F. Maraninchi, L. Maillat-Contoz</i>	
Integrating RTL IPs into TLM Designs Through Automatic Transactor Generation	13
<i>N. Bombieri, N. Deganello, F. Fumm</i>	
Tailored Solutions for Safety-Installations in the Loetschberg Tunnel - A Project with Importance for the Trans-European Rail Traffic	19
<i>W. Fuss</i>	
On the Verification of High-Order Constraint Compliance in IC Design	24
<i>Jan Freuer, Göran Jerke, Joachim Gerlach, Wolfgang Nebel</i>	
Industrial IP Integration Flows Based on IP-XACTTM Standards	30
<i>W. Kruijtz, P. van der Wolf, E. de Kock, J. Stuyt, W. Ecker, A. Mayer, S. Hustin, C. Amerijckx, S. de Paoli, E. Vaumorin</i>	
A Reconfigurable Application Specific Instruction Set Processor for Convolutional and Turbo Decoding in a SDR Environment	36
<i>T. Vogt, N. When</i>	
Using Reconfigurable Logic to Optimise GPU Memory Accesses	42
<i>B. Cope, P. Y. K. Cheung, W. Luk</i>	
Cost - And Power Optimized FPGA Based System Integration: Methodologies and Integration of a Low-Power Capacity- Based Measurement Application on Xilinx FPGAs	48
<i>K. Paulsson, M. Huebner, J. Becker</i>	
Design Flow for Embedded FPGAs Based on a Flexible Architecture Template	54
<i>B. Neumann, T. Von Sydow, H. Blume, T. G. Noll</i>	
Optimal High-Resolution Spectral Analyzer	60
<i>A. Tchegho, H. Mattes,</i>	
A General Method to Evaluate RF BIST Techniques Based on Non-Parametric Density Estimation	66
<i>H.-G. Stratigopoulos, J. Tongbong, S. Mir</i>	
Diagnostic Analysis of Static Errors in Multi-Step Analog to Digital Converters	72
<i>A. Zjajo, J. Pineda De Gyvez</i>	
Practical Implementation of a Network Analyzer for Analog BIST Applications	78
<i>M.J. Barragan, D. Vazquez, A. Rueda</i>	
Quantitative Evaluation in Embedded System Design: Trends in Modeling and Analysis Techniques	84
<i>Joost-Pieter Katoen</i>	
Quantitative Evaluation in Embedded System Design: Validation of Multiprocessor Multithreaded Architectures	86
<i>N. Coste, H. Garavel, H. Hermanns, R. Hersemeule, Y. Thonnart, M. Zidouni</i>	
Quantitative Evaluation in Embedded System Design: Predicting Battery Lifetime in Mobile Devices	88
<i>L. Cloth, B.R. Haverkort</i>	
A Framework of Stochastic Power Management Using Hidden Markov Model	90
<i>Y. Tan, Q. Qiu</i>	
Harvesting Wasted Heat in a Microprocessor Using Thermo-Electric Generators: Modeling, Analysis And Measurement	96
<i>Y. Zhou, S. Paul, S. Bhunia</i>	

Table of Contents

An Efficient Solar Energy Harvester for Wireless Sensor Nodes	102
<i>D. Brunelli, L. Benini, C. Moser, L. Thiele</i>	
Temperature Control of High-Performance Multi-core Platforms Using Convex Optimization	108
<i>S. Murali, A. Mutapcic, D. Atienza, R. Gupta, S. Boyd, L. Benini, G. De Micheli</i>	
Parametric Throughput Analysis of Synchronous Data Flow Graphs	114
<i>A. H. Ghamarian, M.C.W. Geilen, T. Basten, S. Stuijk</i>	
Introducing Preemptive Scheduling in Abstract RTOS Models using Result Oriented Modeling	120
<i>Gunar Schirner, Rainer Doemer</i>	
SystemC-Based Modeling, Seamless Refinement, and Synthesis of a JPEG 2000 Decoder	126
<i>K. Gruettner, F. Oppenheimer, W. Nebel, F. Colas-Bigey, A.-M. Fouilliant</i>	
Modeling and Refining Heterogeneous Systems with SystemC-AMS: Application to WSN	132
<i>M. Vasilevski, F. Pecheux, N. Beilleau, H. Aboshady, K. Einwich</i>	
Sizing Rules for Bipolar Analog Circuit Design	138
<i>T. Massier, H. Graeb, U. Schlichtmann</i>	
Efficient Circuit-Level Modeling of Ballistic CNT Using Piecewise Non-Linear Approximation of Mobile Charge Density	144
<i>T. J. Kazmierski, D. Zhou, B. M. Al-Hashimi</i>	
A New Approach for Combining Yield and Performance in Behavioral Models for Analogue Integrated Circuits	150
<i>S. Ali, R. Wilcock, P. Wilson, A. Brown</i>	
Symbolic Reliability Analysis and Optimization of ECU Networks	156
<i>M. Glass, M. Lukasiwycz, F. Reimann, C. Haubelt, J. Teich</i>	
Verification of Temporal Properties in Automotive Embedded Software	162
<i>D. Lettvin, P.K. Nalla, J. Ruf, T. Kropf, W. Rosenstiel, T. Kirsten, V. Schoenknecht, S. Reitemeyer</i>	
A Novel Approach for EMI Design of Power Electronics	168
<i>B. Stube, B. Schroeder, E. Hoene, A. Lissner</i>	
Hardware/Software Architecture of an Algorithm for Vision-Based Real-Time Vehicle Detection in Dark Environments	174
<i>N. Alt, C. Claus, W. Stechele</i>	
Analysis of the Test Data Volume Reduction Benefit of Modular SOC Testing	180
<i>O. Sinanoglu, E. J. Marinissen</i>	
Test-Architecture Optimization and Test Scheduling for SOCs with Core-Level Expansion of Compressed Test Patterns	186
<i>A. Larsson, E. Larsson, K. Chakrabarty, P. Eles, Z Peng</i>	
A Novel Methodology for Reducing SoC Test Data Volume on FPGA-based Testers	192
<i>P. Bernardi, M. Sonza Reorda</i>	
Performance Analysis of SoC Architectures Based on Latency-Rate Servers	198
<i>J. P. Vink, K. Van Berkel, P. Van Der Wolf</i>	
Slack Allocation Based Co-Synthesis and Optimization of Bus and Memory Architectures for MPSoCs	204
<i>S. Pandey, R. Drechsler</i>	
Run-Time Spatial Mapping of Streaming Applications to a Heterogeneous Multi-Processor System-on-Chip (MPSoC)	210
<i>P.K.F. Hoelzenspies, J.L. Hurink, J. Kuper, G.J.M. Smit</i>	
Architecture Exploration of NAND Flash-Based Multimedia Card	216
<i>S. Kim, C. Park, S. Ha</i>	

Table of Contents

Resilient Dynamic Power Management under Uncertainty	222
<i>H. Jung, M. Pedram</i>	
Robust and Low Complexity Rate Control for Solar Powered Sensors	228
<i>C. Moser, L. Thiele, D. Brunelli, L. Benini</i>	
Energy Aware Dynamic Voltage and Frequency Selection for Real-Time Systems with Energy Harvesting	234
<i>S. Liu, Q. Qiu, Q. Wu</i>	
Dynamic Voltage Scaling of Supply and Body Bias Exploiting Software Runtime Distribution	240
<i>S. Hong, S. Yoo, B. Min, K.-M. Choi, S.-K. Eo, T. Kim</i>	
Temperature-Aware Scheduling and Assignment for Hard Real-Time Applications on MPSoCs	246
<i>T. Chantem, R.P. Dick, X.S. Hu</i>	
A Formal Approach to the Protocol Converter Problem	252
<i>K. Avnit, V. D'Silva, A. Sowmya, S. Ramesh, S. Parameswaran</i>	
Cache Aware Mapping of Streaming Applications on a Multiprocessor System-on-Chip	258
<i>A. Moonen, M. Bekooij, R. van den Berg, J. van Meerbergen</i>	
Synthesizing Synchronous Elastic Flow Networks	264
<i>G. Hoover, F. Brewer</i>	
Periodic Steady-State Analysis Augmented with Design Equality Constraints	270
<i>I. Vytyaz, P.K. Hanumolu, U.-K. Moon, K. Mayaram</i>	
Analysis of Oscillator Injection Locking by Harmonic Balance Method	276
<i>M.M. Gourary, S.G. Rusakov, S.L. Ulyanov, M.M. Zharov, B.J. Mulvaney, KK. Gullapalli</i>	
Model Checking of Analog Systems Using an Analog Specification Language	282
<i>S. Steinhorst, L. Hedrich</i>	
Mapping Semantics of CORBA IDL and GIOP to Open Core Protocol for Portability and Interoperability of SDR Waveform Components	288
<i>G. Gailliard, H. Balp, M. Sarlotte, F. Verdier</i>	
On the Design of Tunable Fault Tolerant Circuits on SRAM-Based FPGAs for Safety Critical Applications	294
<i>L. Sterpone, M. Aguirre, J. Tombs, H. Guzman-Miranda</i>	
Hot Wire Anemometric MEMs Sensor for Water Flow Monitoring	300
<i>M. Melani, L. Bertini, M. De Marinis, P. Lange, F. D'Ascoli, L. Fanucci</i>	
Guiding Circuit Level Fault-Tolerance Design with Statistical Methods	306
<i>D.C. Ness, D.J. Lilja</i>	
A Delay-Efficient Radiation-Hard Digital Design Approach Using CWSP Elements	312
<i>C. Nagpal, R. Garg, S.P. Khatri</i>	
Towards Fault Tolerant Parallel Prefix Adders in Nanoelectronic Systems	318
<i>W. Rao, A. Orailoglu</i>	
A Novel Low Overhead Fault Tolerant Kogge-Stone Adder Using Adaptive Clocking	324
<i>S. Ghosh, P. Ndai, K. Roy</i>	
Fine-Grained Supply Gating Through Hypergraph Partitioning and Shannon Decomposition for Active Power Reduction	330
<i>L. Leinweber, S. Bhunia</i>	
A Scalable Algorithmic Framework FOR Row-Based Power-Gating	336
<i>A. Sathanur, A. Pullini, L. Benini, A Macii, E Macii, M Poncino</i>	
Coarse-Grain MTCMOS Sleep Transistor Sizing Using Delay-Budgeting	342
<i>E. Pakbaznia, M. Pedram</i>	

Table of Contents

Physical Architectures of Automotive Systems	348
<i>T. Forest, A. Ferrari, G. Audisio, M. Sabatini, A. Sangiovanni Vincentelli, M. Di Natale</i>	
A Mutation Model for the SystemC TLM 2.0 Communication Interfaces	353
<i>N. Bombieri, F. Fummi, G. Pravadelli</i>	
Efficient Design Validation Based on Cultural Algorithms	359
<i>W. Wu, M.S. Hsiao</i>	
Algorithms for Maximum Satisfiability Using Unsatisfiable Cores	365
<i>J. Marques-Silva, J. Planes</i>	
In-Band Cross-Trigger Event Transmission for Transaction-Based Debug	371
<i>S. Tang, Q. Xu</i>	
Efficient Representation and Analysis of Power Grids	377
<i>J.M.S. Silva, J.R. Phillips, L.M. Silveira</i>	
High-Frequency Mutual Impedance Extraction of VLSI Interconnects in the Presence of a Multi-Layer Conducting Substrate	383
<i>N. Srivastava, R. Suaya, K. Banerjee</i>	
ETBR: Extended Truncated Balanced Realization Method for On-Chip Power Grid Network Analysis	389
<i>D. Li, S.X.-D. Tan, B. McGaughy</i>	
Bandwidth-Centric Optimization for Area-Constrained Links with Crosstalk Avoidance Methods	395
<i>B. Halak, A. Yakovlev</i>	
Optimizing Near-ML MIMO Detector for SDR Baseband on Parallel Programmable Architectures	401
<i>M. Li, B. Bougard, D. Novo, L. Van Der Perre, F. Catthoor</i>	
Vectorization of Reed Solomon Decoding and Mapping on the EVP	407
<i>A. Kumar, K. Van Berkel</i>	
A Case Study in Reliability-Aware Design: A Resilient LDPC Code Decoder	413
<i>M. May, M. Alles, N. Wehn</i>	
Low Power Illinois Scan Architecture for Simultaneous Power and Test Data Volume Reduction	419
<i>A. Chandra, F. Ng, R. Kapur</i>	
Scan Chain Organization for Embedded Diagnosis	425
<i>M. Elm, H.-J. Wunderlich</i>	
State Skip LFSRs: Bridging the Gap between Test Data Compression and Test Set Embedding for IP Cores	431
<i>V. Tenentes, X. Kavousianos, E. Kalligeros</i>	
Automated Testability Enhancements for Logic Brick Libraries	437
<i>J.G. Brown, B. Taylor, R.D.S. Blanton, L. Pileggi</i>	
A Game-Theoretic Approach to Real-Time System Testing	443
<i>A. David, K.G. Larsen, S. Li, B. Nielsen</i>	
Modeling Event Stream Hierarchies with Hierarchical Event Models	449
<i>J. Rox, R. Ernst</i>	
Semantics for Model-Based Validation of Continuous/Discrete Systems	455
<i>L. Gheorghe, F. Bouchhima, G. Nicolescu, H. Boucheneb</i>	
Using UML as Front-End for Heterogeneous Software Code Generation Strategies	461
<i>L.B. Brisolara, M.F.S. Oliveira, R. Redin, L.C. Lamb, L. Carro, F. Wagner</i>	
Software Components for Reliable Automotive Systems	467
<i>H. Heinecke, W. Damm, B. Josko, A. Metzner, H. Kopetz, A. Sangiovanni Vincentelli, M. Di Natale</i>	

Table of Contents

A Simulation Methodology for Worst-Case Response Time Estimation of Distributed Real-Time Systems	473
<i>S. Samii, S. Rafiluu, P. Eles, Z. Peng</i>	
Signal Probability Based Statistical Timing Analysis	479
<i>B. Liu</i>	
A Current Source Model for CMOS Logic Cells Considering Multiple Input Switching and Stack Effect	485
<i>B. Amelifard, S. Hatami, H. Fatemi, M. Pedram</i>	
Current Source Based Standard Cell Model for Accurate Signal Integrity and Timing Analysis	491
<i>A. Goel, S. Vrudhula</i>	
An Efficient Method for Chip-Level Statistical Capacitance Extraction Considering Process Variations with Spatial Correlation	497
<i>W. Zhang, W. Yu, Z. Wang, Z. Yu, R. Jiang, J. Xiong</i>	
SPARE - A Scalable Algorithm for Passive, Structure Preserving, Parameter-Aware Model Order Reduction	503
<i>J. Fernandez Villena, L.M. Silveira</i>	
Transistor-Specific Delay Modeling for SSTA	509
<i>B. Cline, K. Chopra, D. Blaauw, A. Torres, S. Sundareswaran</i>	
Generic Multi-Phase Software-Pipelined Partial-FFT on Instruction-Level-Parallel Architectures and SDR Baseband Applications	515
<i>M. Li, D. Novo, B. Bougard, L. Van Der Perre, F. Catthoor</i>	
A Novel Recursive Algorithm for Bit-Efficient Realization of Arbitrary Length Inverse Modified Cosine Transforms	521
<i>R. Koenig, T. Stripf, J. Becker</i>	
Definition and SIMD Implementation of a Multi-Processing Architecture Approach on FPGA	527
<i>P. Bonnot, F. Lemonnier, G. Edelin, G. Gaillat, O. Ruch, P. Gauget</i>	
On Modeling and Testing of Lithography Related Open Faults In Nano-CMOS Circuits	533
<i>A. Sreedhar, A. Sanyal, S. Kundu</i>	
Optimal Margin Computation for At-Speed Test	539
<i>J. Xiong, V. Zolotov, C. Visweswariah, P.A. Habitz</i>	
Resistive Bridging Fault Simulation of Industrial Circuits	545
<i>P. Engelke, I. Polian, J. Schloeffe, B. Becker</i>	
Physically-Aware N-Detect Test Pattern Selection	551
<i>Y.-T. Lin, O. Poku, N.K. Bhatti, R.D.S. Blanton</i>	
Computation of Buffer Capacities for Throughput Constrained and Data Dependent Inter-Task Communication	557
<i>M.H. Wiggers, M.J.G. Bekooij, G.J.M. Smit</i>	
Constraint Refinement for Online Verifiable Cross-Layer System Adaptation	563
<i>M. Kim, M.-O. Stehr, C. Talcott, N. Dutt, N. Venkatasubramanian</i>	
Adaptive Scheduling and Voltage Scaling for Multiprocessor Real-Time Applications with Non-Deterministic Workload	569
<i>P. Malani, P. Mukre, Q. Qiu, Q. Wu</i>	
Methods, Tools and Standards for the Analysis, Evaluation and Design of Modern Automotive Architectures	575
<i>E. Frank, R. Wilhelm, R. Ernst, A. Sangiovanni Vincentelli, M.Di Natale</i>	
Random Stimulus Generation Using Entropy and XOR Constraints	580
<i>S.M. Plaza, I.L. Markov, V. Bertacco</i>	

Table of Contents

MCjammer: Adaptive Verification for Multi-Core Designs	586
<i>I. Wagner, V. Bertacco</i>	
Efficient Implementation of Native Software Simulation for MPSoC	592
<i>P. Gerin, X. Guerin, F. Petrot</i>	
Simulation-Directed Invariant Mining for Software Verification	598
<i>X. Cheng, M.S. Hsiao</i>	
Comparison of Opamp-Based and Comparator-Based Delta-Sigma Modulation	604
<i>M. Momeni, P.B. Bacinski, M. Glesner</i>	
A Novel Technique for Improving Temperature Independency of Ring-ADC	610
<i>S. Li, H. Chen, F. Zhou</i>	
An Analog On-Chip Adaptive Body Bias Calibration for Reducing Mismatches in Transistor Pairs	614
<i>P.B. Bacinski, T. Murgan, K. Koch, M. Glesner</i>	
Integrated Approach to Energy Harvester Mixed Technology Modeling and Performance Optimization	620
<i>L. Wang, T.J. Kazmierski, B.M. Al-Hashimi, S.P. Beeby, R.N. Torah</i>	
A Scalable Low-Power Digital Communication Network Architecture and an Automated Design Path for Controlling the Analog/RF Part of SDR Transceivers	626
<i>W. Eberle, M. Goffioul</i>	
A Coarse-Grained Array Based Baseband Processor for 100mbps+ Software Defined Radio	632
<i>B. Bougard, B. De Sutter, S. Rabou, D. Novo, O. Allam, S. Dupont, L. Van der Perre</i>	
Scenario-Based Fixed-Point Data Format Refinement to Enable Energy-Scalable Software Defined Radios	638
<i>D. Novo, B. Bougard, A. Lambrechts, L. Van der Perre, F. Catthoor</i>	
Test Strategies for Low Power Devices	644
<i>C.P. Ravikumar, M. Hirech, X. Wen</i>	
Thermal Balancing Policy for Streaming Computing on Multiprocessor Architectures	650
<i>F. Mulas, M. Pittau, M. Buttu, S. Carta, A. Acquaviva, L. Benini, D. Atienza, G. De Micheli</i>	
A Practical Approach for Reconciling High and Predictable Performance in Non-Regular Parallel Programs	656
<i>O. Certner, Z. Li, P. Palatin, O. Temam, F. Arzel, N. Drach</i>	
Exact and Approximate Task Assignment Algorithms for Pipelined Software Synthesis	662
<i>M. Hashemi, S. Ghiasi</i>	
Run-time System for an Extensible Embedded Processor with Dynamic Instruction Set	668
<i>Lars Bauer, Muhammad Shafique, Stephanie Kreutz, Jörg Henkel</i>	
Harnessing Horizontal Parallelism and Vertical Instruction Packing of Programs to Improve System Overall Efficiency	674
<i>H. Lin, Y. Fei</i>	
Instruction Set Extension Exploration in Multiple-Issue Architecture	680
<i>I.-W. Wu, Z.-Y. Chen, J.-J. Shann, C.-P. Chung</i>	
Instruction Re-Encoding Facilitating Dense Embedded Code	686
<i>T. Bonny, J. Henkel</i>	
Improving Constant-Coefficient Multiplier Verification by Partial Product Identification	692
<i>C.-Y. Lai, C.-Y. Huang, K.-Y. Khoo</i>	
Improved Visibility in One-to-Many Trace Concretization	698
<i>K. Nanshi, F. Somenzi</i>	
Efficient Symbolic Simulation of Low Level Software	704
<i>T. Arons, E. Elster, S. Ozer, J. Shalev, E. Singerman</i>	

Table of Contents

Completeness in SMT-Based BMC for Software Programs	710
<i>M.K. Ganai, A. Gupta</i>	
Novel Pin Assignment Algorithms for Components with Very High Pin Counts	716
<i>T. Meister, J. Lienig, G. Thomke</i>	
A Generic Standard Cell Design Methodology for Differential Circuit Styles	722
<i>S. Badel, E. Guleyupoglu, O. Inac, A.P. Martinez, P. Vietti, F.K. Gurkaynak, Y. Leblebici</i>	
Layout Level Timing Optimization by Leveraging Active Area Dependent Mobility of Strained-Silicon Devices	728
<i>A. Chakraborty, X. Shi, D.Z. Pan</i>	
Exploiting Correlation Kernels for Efficient Handling of Intra-Die Spatial Correlation, with Application to Statistical Timing	735
<i>A. Singhee, S. Singhal, R.A. Rutenbar</i>	
A Triple-Mode Reconfigurable Sigma-Delta Modulator for Multi-Standard Wireless Applications	741
<i>A. Morgado, R. del Rio, J.M. de la Rosa</i>	
Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement	747
<i>M. Bingesser, T. Loeliger, W. Hinn, J. Hauer, S. Moedl, R. Dorn, M. Voelker</i>	
Calibration of Integrated CMOS Hall Sensors Using Coil-on-Chip in ATE Environment	752
<i>M. Badaroglu, G. Decabooter, F. Laulanet, O. Charlier</i>	
A Programmable and Low-EMI Integrated Half-Bridge Driver IN BCD Technology	758
<i>F. D'Ascoli, L. Bacciarelli, M. Melani, L. Fanucci, G. Ricotti, E. Pardi, F. Vincis, M. Forliti, M. De Marinis</i>	
CASP: Concurrent Autonomous Chip Self-Test Using Stored Test Patterns	764
<i>Y. Li, S. Makar, S. Mitra</i>	
Defect Tolerance in Homogeneous Manycore Processors Using Core-Level Redundancy with Unified Topology	770
<i>L. Zhang, Y. Han, Q. Xu, X. Li</i>	
A Low-Cost Concurrent Error Detection Technique for Processor Control Logic	776
<i>R. Vemu, A. Jas, J.A. Abraham, S. Patil, R. Galivanche</i>	
Approximate Logic Circuits for Low Overhead, Non-Intrusive Concurrent Error Detection	782
<i>M.R. Choudhury, K. Mohanram</i>	
Logical Reliability of Interacting Real-Time Tasks	788
<i>K. Chatterjee, A. Ghosal, T.A. Henzinger, D. Iercan, C.M. Kirsch, C. Pinello, A. Sangiovanni-Vincentelli</i>	
Scheduling of Fault-Tolerant Embedded Systems with Soft and Hard Timing Constraints	794
<i>V. Izosimov, P. Pop, P. Eles, Z. Peng</i>	
Tool Support for Incremental Failure Mode and Effects Analysis of Component-Based Systems	800
<i>J. Elmqvist, S. Nadjm-Tehrani</i>	
Compositional Design of Isochronous Systems	807
<i>J.-P. Talpin, J. Ouy, L. Besnard, P. Le Guernic</i>	
Quantitative-Productivity-Measurement-in-IC-Design	813
<i>F. Badstübner, A. Vörg, P. Leppelt, E. Barke, S. Häusler, F. Poppen, K. Hausmann, A. Hahn, W. Nebel, J. Young, K. Weinberger, S. Bulach, W. Rosenstiel, H.-J. Brand</i>	
Implications of Technology Trends on System Dependability	819
<i>J.A. Abraham</i>	
Globally Optimized Robust Systems to Overcome Scaled CMOS Challenges	820
<i>Subhasish Mitra</i>	

Table of Contents

Software Protection Mechanisms for Dependable Systems	826
<i>U. Wappler, M. Mueller</i>	
Subsystem Exchange in a Concurrent Design Process Environment.....	832
<i>M. Strik, A. Gonier, P. Williams</i>	
Cooperative Safety: A Combination of Multiple Technologies.....	838
<i>R. Panazzi, P. Capozio</i>	
System Performance Optimization Methodology for Infineon's 32-Bit Automotive Microcontroller Architecture	841
<i>A. Mayer, F. Hellwig</i>	
Process Variation Tolerant Design Through a Placement-Aware Multiple Voltage Island Design Style.....	846
<i>S. Bonesi, D. Bertozzi, L. Benini, E. Macii</i>	
Optimal MTCMOS Reactivation under Power Supply Noise and Performance Constraints.....	852
<i>A. Calimera, L. Benini, E. Macii</i>	
A Single-Supply True Voltage Level Shifter	858
<i>R. Garg, G. Mallarapu, S.P. Khatri</i>	
Clock Distribution Scheme Using Coplanar Transmission Lines	864
<i>V. Cordero, S.P. Khatri</i>	
Compositional, Dynamic Cache Management for Embedded Chip Multiprocessors	870
<i>A.M. Molnos, M.J.M. Heijligers, S.D. Cotofana</i>	
Comparison of Memory Write Policies for NoC Based Multicore Cache Coherent Systems.....	876
<i>P. Guironnet de Massas, F. Petrot</i>	
Serialized Asynchronous Links for NoC.....	882
<i>S. Ogg, E. Valli, B. Al-Hashimi, A. Yakovlev, C. D'Alessandro, L. Benini</i>	
Design Guidelines for Metallic-Carbon-Nanotube- Tolerant Digital Logic Circuits.....	888
<i>J. Zhang, N.P. Patil, S. Mitra</i>	
Quantified Synthesis of Reversible Logic	894
<i>R. Wille, H.M. Le, G.W. Dueck, D. Grosse</i>	
Adaptive Simulation for Single-Electron Devices.....	900
<i>N. Allec, R. Knobel, L. Shang</i>	
OS-Based Sensor Node Platform and Energy Estimation Model for Health-Care Wireless Sensor Networks.....	906
<i>F.J. Rincon, M. Paselli, J. Recas, Q. Zhao, M. Sanchez Eles, D. Atienza, J. Penders, G. De Micheli</i>	
Improvements in Polynomial-Time Feasibility Testing for EDF.....	912
<i>A. Masrur, S. Droessle, G. Faerber</i>	
A Dual-Priority Real-Time Multiprocessor System on FPGA for Automotive Applications	918
<i>A. Tumeo, M. Branca, L. Camerini, M. Ceriani, M. Monchiero, G. Palermo, F. Ferrandi</i>	
An Application-Based EDF Scheduler For OSEK/VDX.....	924
<i>C. Diederichs, U. Margull, F. Slomka, G. Wirrer</i>	
Time Properties of the BuST Protocol under the NPA Budget Allocation Scheme	930
<i>G. Franchino, G. Buttazzo, T. Facchinetti</i>	
Simultaneous FU and Register Binding Based on Network Flow Method	936
<i>J. Cong, J. Xu</i>	
A Variation Aware High Level Synthesis Framework.....	942
<i>F. Wang, G. Sun, Y. Xie</i>	

Table of Contents

EPIC: Ending Piracy of Integrated Circuits	948
<i>J.A. Roy, F. Koushanfar, I.L. Markov</i>	
Specification and Design Considerations for Reliable Embedded Systems.....	954
<i>A. Israr, S. Huss</i>	
Synthesis of Fault-Tolerant Embedded Systems.....	960
<i>P. Eles, V. Izosimov, P. Pop, Z. Peng</i>	
Video Processing Requirements on SoC Infrastructures	966
<i>P. van der Wolf, T. Henriksson</i>	
Memory Technology for Extended Large-Scale Integration in Future Electronics Applications.....	968
<i>D. Pamunuwa</i>	
Memory-aware NoC Exploration and Design	970
<i>Nikil Dutt</i>	
Incremental Criticality and Yield Gradients.....	972
<i>J. Xiong, V. Zolotov, C. Visweswariah</i>	
Latch Modeling for Statistical Timing Analysis.....	978
<i>S.X. Shi, A. Ramalingam, D. Wang, D.Z. Pan</i>	
Conditional Partial Order Graphs and Dynamically Reconfigurable Control Synthesis	984
<i>A. Mokhov, A. Yakovlev</i>	
Efficient Software Architecture for IPSec Acceleration Using a Programmable Security Processor.....	990
<i>J. Thoguluva, A. Raghunathan, S.T. Chakradhar</i>	
Operating System Controlled Processor-Memory Bus Encryption	996
<i>X. Chen, R.P. Dick, A. Choudhary</i>	
An Efficient FPGA Implementation of Principle Component Analysis Based Network Intrusion Detection System	1002
<i>A. Das, S. Misra, S. Joshi, J. Zambreno, G. Memik, A. Choudhary</i>	
A Bridging Fault Model Where Undetectable Faults Imply Logic Redundancy	1008
<i>I. Pomeranz, S.M. Reddy</i>	
Layout-Aware, IR-Drop Tolerant Transition Fault Pattern Generation	1014
<i>J. Lee, S. Narayan, M. Kapralos, M. Tehranipoor</i>	
Multi-Vector Tests: A Path to Perfect Error-Rate Testing.....	1020
<i>S. Shahidi, S. Gupta</i>	
iFill: An Impact-Oriented X-Filling Method for Shift- and Capture-Power Reduction in At-Speed Scan-Based Testing	1026
<i>J. Li, Q. Xu, Y. Hu,</i>	
Hiding Cache Miss Penalty Using Priority-based Execution for Embedded Processors.....	1032
<i>S. Park, A. Shrivastava, Y. Paek</i>	
Instruction Cache Energy Saving Through Compiler Way-Placement.....	1038
<i>T.M. Jones, S. Bartolini, B. De Bus, J. Cavazos, M.F.P. O'Boyle</i>	
Effective Loop Partitioning and Scheduling under Memory and Register Dual Constraints.....	1044
<i>C.J. Xue, E.H.-M. Sha, Z. Shao, M. Qiu</i>	
Transparent Reconfigurable Acceleration for Heterogeneous Embedded Applications	1050
<i>A.C.S. Beck, M.B. Rutzig, G. Gaydadjiev, L. Carro</i>	
Automatic Selection of Application-Specific Reconfigurable Processor Extensions.....	1056
<i>C. Wolinski, K. Kuchcinski</i>	

Table of Contents

An Optimized Message Passing Framework for Parallel Implementation of Signal Processing Applications	1062
<i>S. Saha, J. Schlessman, S. Puthenpurayil, S.S. Bhattacharyya, W. Wolf</i>	
Dependability for High-Tech Systems: An Industry-as-Laboratory Approach.....	1068
<i>E. Brinksma, J. Hooman</i>	
User-Aware Dynamic Resource Allocation in Networks-on-Chip.....	1074
<i>C.-L. Chou, R. Marculescu</i>	
Minimizing Virtual Channel Buffer for Routers in On-Chip Communication Architectures.....	1080
<i>M.A. Al Faruque, J. Henkel</i>	
An Open-Loop Flow Control Scheme Based on the Accurate Global Information of On-Chip Communication.....	1086
<i>W.-C. Kwon, S.-M. Hong, S. Yoo, B. Min, K.-M. Choi, S.-K. Eo</i>	
Variable Latency Speculative Adder: A New Paradigm for Arithmetic Circuit Design.....	1092
<i>A.K. Verma, P. Brisk, P. Ienne</i>	
Improving Synthesis of Compressor Trees on FPGAs via Integer Linear Programming.....	1098
<i>H. Parandeh-Afshar, P. Brisk, P. Ienne</i>	
An Adaptable FPGA-Based System for Regular Expression Matching	1104
<i>I. Bonesana, M. Paolieri, M.D. Santambrogio</i>	
Comparison of Boolean Satisfiability Encodings on FPGA Detailed Routing Problems	1110
<i>M.N. Velev, P. Gao</i>	
Defeating Classical Hardware Countermeasures: A New Processing for Side Channel Analysis.....	1116
<i>D. Real, C. Canovas, J. Clediere, M. Drissi, F. Valette</i>	
Power Balanced Gates Insensitive to Routing Capacitance Mismatch	1122
<i>K.J. Kulikowski, V. Venkatarama, Z. Wang, A. Taubin</i>	
On Analysis and Synthesis of (n,k)-Non-Linear Feedback Shift Registers.....	1128
<i>E. Dubrova, M. Teslenko, H. Tenhunen</i>	
FPGA Design for Algebraic Tori Based Public Key Cryptography.....	1134
<i>J. Fan, L. Batina, K. Sakiyama, I. Verbauwhede</i>	
Automated Trace Signals Identification and State Restoration for Improving Observability in Post-Silicon Validation	1140
<i>H.F. Ko, N. Nicolici</i>	
Functional Self-Testing for Bus-Based Symmetric Multiprocessors.....	1146
<i>A. Apostolakis, D. Gizopoulos, M. Psarakia, A. Paschalis</i>	
Theoretical and Practical Aspects of IDDQ Settling - Impact on Measurement Timing and Quality	1152
<i>B. Straka, H. Manhaeve, J. Brenkus, S. Kerckenaere</i>	
Advanced Analog Filters for Telecommunications.....	1158
<i>M. De Matteis, S. D'Amico, A. Baschirotto</i>	
Emerging Yield and Reliability Challenges in Nanometer CMOS Technologies.....	1164
<i>G. Gielen, P. DeWit, E. Maricau, J. Loeckx, J. Martin-Martinez, B. Kaczer, G. Groeseneken, R. Rodriguez, M. Nafria</i>	
Novel Front-End Circuit Architectures for Integrated Bio-Electronic Interfaces.....	1170
<i>C. Guiducci, A. Schmid, F.K. Gürkaynak, Y. Leblebici</i>	
High-Level Modeling and Exploration of Coarse-Grained Re-Configurable Architectures	1176
<i>A. Chattopadhyay, X. Chen, H. Ishebabi, R. Leupers, G. Ascheid, H. Meyr</i>	
Scalable Architecture for On-Chip Neural Network Training Using Swarm Intelligence.....	1182
<i>A. Farmahini-Farahani</i>	

Table of Contents

Intelligent Merging OnLine Task Placement Algorithm for Partially Reconfigurable Systems	1188
<i>T. Marconi, Y. Lu, K. Bertels, G. Gaydadjiev</i>	
Design of A HW/SW Communication Infrastructure for A Heterogeneous Reconfigurable Processor	1194
<i>A. Deledda, C. Mucci, A. Vitkovski, M. Kuehnle, F. Ries, M. Huebner, J. Becker, P. Bonnot, A. Grasset, P. Millet, M. Coppola, L. Pieralisi, R. Locatelli, G. Maruccia, F. Campi, T. DeMarco</i>	
Multicast Parallel Pipeline Routing Architecture FOR Network-on-Chip.....	1200
<i>F.A. Samman, T. Hollstein, M. Glesner</i>	
Variation Tolerant NoC Design by Means of Self-Calibrating Links	1206
<i>S. Medardoni, M. Lajolo, D. Bertozzi</i>	
BARP- A Dynamic Routing Protocol for Balanced Distribution of Traffic in NoCs.....	1212
<i>P. Lotfi-Kamran, M. Daneshtalab, C. Lucas, Z. Navabi</i>	
Developing Mesochronous Synchronizers to Enable 3D NoCs.....	1218
<i>I. Loi, F. Angiolini, L. Benini</i>	
Memory Organization with Multi-Pattern Parallel Accesses	1224
<i>A. Vitkovski, G. Kuzmanov, G. Gaydadjiev</i>	
CATCH: A Mechanism for Dynamically Detecting Cache-Content-Duplication and Its Application to Instruction Caches.....	1230
<i>M. Kleanthous, Y. Sazeides</i>	
MAGELLAN: A Search and Machine Learning-Based Framework for Fast Multi-Core Design Space Exploration and Optimization.....	1236
<i>S. Kahng, R. Kumar</i>	
Process Variation Aware Issue Queue Design.....	1242
<i>R. K. M. Mutyam</i>	
Implementation of Parallel LFSR-Based Applications on an Adaptive DSP Featuring a Pipelined Configurable Gate Array	1248
<i>C. Mucci, L. Vanzolini, I. Mirimin, D. Gazzola, A. Deledda, S. Goller, J. Knaeblein, A. Schneider, L. Ciccarelli, F. Campi</i>	
GMDS: Hardware Implementation of Novel Real Output Queuing Switch	1254
<i>R. Arteaga, F. Tobajas, R. Esper-Chain, V. de Armas, R. Sarmiento</i>	
Front End Device for Content Networking	1260
<i>J. Buboltz, T. Kocak</i>	
Power Aware Reconfigurable Multiprocessor for Elliptic Curve Cryptography	1266
<i>M. Purnaprajna, C. Puttmann, M. Pormann</i>	
Digital Bit Stream Jitter Testing Using Jitter Expansion.....	1272
<i>H. Choi, A. Chatterjee</i>	
A Same/Different Fault Dictionary: An Extended Pass/Fail Fault Dictionary with Improved Diagnostic Resolution	1278
<i>I. Pomeranz, S.M. Reddy</i>	
A Design-for-Diagnosis Technique for SRAM Write Drivers	1284
<i>A. Ney, P. Girard, S. Pravossoudovitch, A. Virazel, M. Bastian, V. Gouin</i>	
Variable Delay of Multi-Gigahertz Digital Signals for Deskew and Jitter-Injection Test Applications	1290
<i>D.C. Keezer, D. Minier, P. Ducharme</i>	
Retargetable Code Optimization for Predicated Execution.....	1296
<i>M. Hohenauer, F. Engel, R. Leupers, G. Ascheid, H. Meyr, G. Bette, B. Singh</i>	

Table of Contents

Programming Shared Memory Multiprocessors with Deterministic Message-Passing Concurrency: Compiling SHIM to Pthreads	1302
<i>S.A. Edwards, N. Vasudevan, O. Tardieu</i>	
Modularity vs. Reusability: Code Generation from Synchronous Block Diagrams	1308
<i>R. Lubliner, S. Tripakis</i>	
ezRealtime: A Domain-Specific Modeling Tool for Embedded Hard Real-Time Software Synthesis	1314
<i>F. Cruz, R. Barreto, L. Cordeiro, P. Maciel</i>	
Built-In Clock Skew System for On-Line Debug and Repair	1320
<i>A. Chattopadhyay, Z. Zilic</i>	
Analysis and Optimization of the Recessed Probe Launch for High Frequency Measurements of PCB Interconnects	1324
<i>R. Rimolo-Donadio, C. Schuster, X. Gu, Y.H. Kwark, M.B. Ritter</i>	
On Automated Trigger Event Generation in Post-Silicon Validation.....	1328
<i>H.F. Ko, N. Nicolici</i>	
Dynamic Round-Robin Task Scheduling to Reduce Cache Misses for Embedded Systems.....	1332
<i>K.W. Batcher, R.A. Walker</i>	
Improving the Efficiency of Run Time Reconfigurable Devices by Configuration Locking.....	1336
<i>Y. Qu, J.-P. Soininen, J. Nurmi</i>	
Logic Synthesis with Nanowire Crossbar: Reality Check and Standard Cell-Based Integration	1340
<i>M. Dong, L. Zhong</i>	
Merged Computation for Whirlpool Hashing.....	1344
<i>R. Chaves, G. Kuzmanov, L. Sousa, S Vassiliadis</i>	
Source-Level Timing Annotation and Simulation for a Heterogeneous Multiprocessor	1348
<i>T. Meyerowitz, A. Sangiovanni-Vincentelli, M. Sauer, D. Langen</i>	
Safe Automatic Flight Back and Landing of Aircraft. Flight Reconfiguration Function (FRF)	1352
<i>J.A. Herreria Garcia</i>	
PWM-Based Test Stimuli Generation for BIST of High Resolution Sigma-Delta ADCS	1356
<i>D. De Venuto, L. Reyneri</i>	
Fault Clustering in Deep-Submicron CMOS Processes	1360
<i>J. Schat</i>	
Energy Efficient and High Speed On-Chip Ternary Bus.....	1364
<i>C. Duan, S.P. Khatri</i>	
Task Scheduling with Configuration Prefetching and Anti-Fragmentation Techniques on Dynamically Reconfigurable Systems	1368
<i>F. Redaelli, M.D. Santambrogio, D. Sciuto</i>	
Fast Analog Circuit Synthesis Using Sensitivity Based Near Neighbor Searches.....	1372
<i>A. Pradhan, R. Vemuri</i>	
Spatial Correlation Extraction via Random Field Simulation and Production Chip Performance Regression.....	1376
<i>B. Liu</i>	
A Methodology for Improving Software Design Lifecycle in Embedded Control Systems.....	1382
<i>M.E.M. Ben Gaid, R. Kocik, Y. Sorel, R. Hamouche</i>	
Finding the Worst Voltage Violation in Multi-Domain Clock Gated Power Network	1386
<i>W. Zhang, Y. Zhu, W. Yu, L. Zhang, R. Shi, H. Peng, Z. Zhu, L. Chua-Eoan, R. Murgai, T. Shibuya, N. Ito, C.-K. Cheng</i>	

Table of Contents

A System Architecture for Reconfigurable Trusted Platforms	1390
<i>B. Glas, A. Klimm, O. Sander, K. Mueller-Glaser, J. Becker</i>	
Automatic Generation of Complex Properties for Hardware Designs	1394
<i>F. Rogin, T. Klotz, G. Fey, R. Drechsler, S. Ruelke</i>	
Test Instrumentation for a Laser Scanning Localization Technique for Analysis of High Speed DRAM Devices	1398
<i>M. Versen, A. Schramm, J. Schnepf, D. Diaconescu</i>	
A Mapping Framework for Guided Design Space Exploration of Heterogeneous MP-SoCs	1402
<i>B. Ristau, T. Limberg, G. Fettweis</i>	
Impact of Leakage Current on Data Retention of RF-Powered Devices during Amplitude-Modulation-Based Communication.....	1406
<i>J. Haid, B. Zimek, T. Leutgeb, T. Kuenemund</i>	
Accuracy-Adaptive Simulation of Transaction Level Models	1410
<i>M. Radetzki, R.S. Khaligh</i>	
Zero-Efficient Buffer Design for Reliable Network-on-Chip in Tiled Chip-Multi-Processor.....	1414
<i>J. Wang, H. Zeng, K. Huang, G. Zhang, Y. Tang</i>	
Wire Sizing Alternative - A Uniform Dual-Rail Routing Architecture	1418
<i>F.-W. Chen, Y.-Y. Liu</i>	
Structural Synthesis of Four-Quadrant Multiplier Based on Hierarchical Topology.....	1422
<i>X. Wang, L. Hedrich</i>	
A Virtual Prototype for Bluetooth over Ultra Wide Band System Level Design	1426
<i>A. Lewicki, J. del Prado Pavon, J. Talayssat, E. Dekneuveil, G. Jacquemod</i>	
Re-Examining the Use of Network-on-Chip as Test Access Mechanism	1430
<i>F. Yuan, L. Huang, Q. Xu</i>	
VLSI Implementation of SISO Arithmetic Decoder FOR Joint Source Channel Coding	1434
<i>S. Zezza, G. Masera</i>	
Error Detection/Correction in DNA Algorithmic Self-Assembly	1438
<i>S. Frechette, F. Lombardi</i>	
Temperature-Aware Voltage Selection for Energy Optimization	1442
<i>M. Bao, A. Andrei, P. Eles, Z. Peng</i>	
A Fast Approximation Algorithm for MIN-ONE SAT	1446
<i>L. Fang, M.S. Hsiao</i>	
Deep Submicro Interconnect Timing Model with Quadratic Random Variable Analysis.....	1450
<i>J.-K. Zeng, C.-P. Chen</i>	
An Efficient Algorithm for Free Resources Management on the FPGA	1454
<i>Y. Lu, T. Marconi, G. Gaydadjiev, K. Bertels</i>	
Performance-Constrained Different Cell Count Minimization for Continuously-Sized Circuits	1458
<i>H. Yoshida, M. Fujita</i>	
Test Scheduling for Wafer-Level Test-During-Burn-In of Core-Based SoCs.....	1462
<i>S. Bahukudumbi, K. Chakrabarty, R. Kacprowicz</i>	
CARbridge, Reduction of System Complexity by Standardization of the System-Basis-Chips for Automotive Applications.....	1466
<i>P. Scheer, E. Schmidt, S. Burges</i>	
Automated Dynamic Throughput-Constrained Structural-Level Pipelining in Streaming Applications	1470
<i>M. Muir, T. Arslan, I.Lindsay</i>	

Table of Contents

Towards Trojan-Free Trusted ICs: Problem Analysis and Detection Scheme	1474
<i>F. Wolff, C. Papachristou, S. Bhunia, R.S. Chakraborty</i>	
Wrapper and TAM Co-Optimization for Reuse of SoC Functional Interconnects	1478
<i>T. Yoneda, H. Fujiwara</i>	
De Bruijn Graph as a Low Latency Scalable Architecture for Energy Efficient Massive NoCs.....	1482
<i>M. Hosseinabady, M R Kakoe, J. Mathew, D.K. Pradhan</i>	
Adaptive Filesystem Compression for Embedded Systems.....	1486
<i>L.S. Bai, H. Lekatsas, R.P. Dick</i>	
Partially Redundant Logic Detection Using Symbolic Equivalence Checking in Reversible and Irreversible Logic Circuits.....	1490
<i>D.Y. Feinstein, M.A. Thornton, D.M. Miller</i>	
TinyTimber, Reactive Objects in C for Real-Time Embedded Systems.....	1494
<i>P. Lindgren, J. Eriksson, S. Aittamaa, J. Nordlander</i>	
Dynamic Task Allocation Strategies in MPSoC for Soft Real-Time Applications.....	1498
<i>E. Wenzel Briao, D. Barcelos, F. Rech Wagner</i>	
Mixed-Signal Design Space Exploration of Time-Interleaved A/D Converters for Ultra-Wide Band Applications.....	1502
<i>P. Nuzzo, C. Nani, S. Saponara, L. Fanucci, G. Van der Plas</i>	