

# **2008 Asia and South Pacific Design Automation Conference**

**Seoul, Korea  
21-24 January 2008**

**Pages 1-403**



<b>IEEE Catalog Number:</b>	<b>CFP08ASP-PRT</b>
<b>ISBN 10:</b>	<b>1-4244-1921-2</b>
<b>ISBN 13:</b>	<b>978-1-4244-1921-0</b>

# Table of Contents

<b>A Low-leakage Current Power 180-nm CMOS SRAM.....</b>	<b>1</b>
<i>Tadayoshi Enomoto, Yuki Higuchi</i>	
<b>A CMOS Direct Sampling Mixer Using Switched Capacitor Filter Technique for Software-Defined Radio.....</b>	<b>3</b>
<i>Hong Phuc Ninh, Takashi Moue, Takashi Kurashina, Kenichi Okada, Akira Matsuzawa</i>	
<b>Small-Area CMOS RF Distributed Mixer Using Multi-Port Inductors .....</b>	<b>5</b>
<i>Susumu Sadoshima, Satoshi Fukuda, Tackya Yammouch, Hiroyuki Ito, Kenichi Okada, Kazuya Masu</i>	
<b>Dynamic Supply Noise Measurement Circuit Composed of Standard Cells Suitable for In-Site SoC Power Integrity Verification.....</b>	<b>7</b>
<i>Yasuhiro Ogasahara, Masanori Hashimoto, Takao Onoye</i>	
<b>Duo-Binary Circular Turbo Decoder Based on Border Metric Encoding for WiMAX.....</b>	<b>9</b>
<i>Ji-Hoon Kim, In-Cheol Park</i>	
<b>Behavioral Synthesis with Activating Unused Flip-Flops for Reducing Glitch Power in FPGA.....</b>	<b>11</b>
<i>Cheng-Tao Hsieh, Jason Cong, Zhiru Zhang, Shih-Chieh Chang</i>	
<b>Area and Power Efficient Design of Coarse Time Synchronizer and Frequency Offset Estimator for Fixed WiMAX Systems.....</b>	<b>17</b>
<i>Tae-Hwan Kim, In-Cheol Park</i>	
<b>A Low-Cost Cryptographic Processor for Security Embedded System .....</b>	<b>19</b>
<i>Ronghua Lu, Jun Han, Xiaoyang Zeng, Qing Li, Lang Mai, Jia Zhao</i>	
<b>Multithreaded Coprocessor Interface for Multi-Core Multimedia SoC.....</b>	<b>21</b>
<i>Shih-Hao Ou, Tay-Jyi Lin, Xiang Sheng Deng, Zhi Hong Zhuo, Chih Wei Liu</i>	
<b>Parameterized Embedded In-circuit Emulator and Its Retargetable Debugging Software for Microprocessor/Microcontroller/DSP Processor .....</b>	<b>23</b>
<i>Liang-Bi Chen, Yung-Chih Liu, Chien-Hung Chen, Chung-Fu Kao, Ing-Jer Huang</i>	
<b>Global Optimization of Common Subexpressions for Multiplierless Synthesis of Multiple Constant Multiplications .....</b>	<b>25</b>
<i>Yuen-Hong Alvin Ho, Chi-Un Lei, Hing-Kit Kwan, Ngai Wong</i>	
<b>Decomposition Based Approach for Synthesis of Multi-Level Threshold Logic Circuits.....</b>	<b>31</b>
<i>Tejaswi Gowda, Sarma Vrudhula</i>	
<b>Timing-Power Optimization for Mixed-Radix Ling Adders by Integer Linear Programming.....</b>	<b>37</b>
<i>Yi Zhu, Jianhua Liu, Haikun Zhu, Chung-Kuan Cheng</i>	
<b>Efficient Synthesis of Compressor Trees on FPGAs.....</b>	<b>44</b>
<i>Hadi Parandeh-Afshar, Philip Brisk, Paolo Ienne</i>	
<b>Area Recovery under Depth Constraint by Cut Substitution for Technology Mapping for LUT-based FPGAs.....</b>	<b>50</b>
<i>Taiga Takata, Yusuke Matsunaga</i>	
<b>An optimal algorithm for sizing sequential circuits for industrial library based designs .....</b>	<b>54</b>
<i>Sanghamitra Roy, Yu Hen Hu, Charlie Chung-Ping Chen, Shih-Pin Hung, Tse-Yu Chiang, Jiuan-Guei Tseng</i>	
<b>Efficient Numerical Modeling of Random Rough Surface Effects for Interconnect Internal Impedance Extraction.....</b>	<b>58</b>
<i>Quan Chen, Ngai Wong</i>	
<b>Efficient Techniques for 3-D Impedance Extraction Using Mixed Boundary Element Method .....</b>	<b>64</b>
<i>Fang Gong, Wenjian Yu, Zeyi Wang, Zhiping Yu, Changhao Yan</i>	
<b>Generating Stable and Sparse Reluctance/Inductance Matrix under Insufficient Conditions.....</b>	<b>70</b>
<i>YuichiTanji, Takayuki Watanabe, Hideki Asai</i>	

# Table of Contents

<b>A Multicycle Communication Architecture and Synthesis Flow for Global Interconnect Resource Sharing</b> .....	76
<i>Wei-Sheng Huang, Yu-Ru Hong, Juinn-Dar Huang, Ya-Shih Huang</i>	
<b>Hierarchical Krylov Subspace Reduced Order Modeling of Large RLC Circuits</b> .....	82
<i>Duo Li, Sheldon X.-D. Tan</i>	
<b>Statistical Noise Margin Estimation for Sub-Threshold Combinational Circuits</b> .....	88
<i>Yu Pu,, José Pineda de Gyvez, Henk Corporaal, Yajun Ha</i>	
<b>Symmetry-Aware Placement with Transitive Closure Graphs for Analog Layout Design</b> .....	92
<i>Lihong Zhang, C.-J. Richard Shi, Yingtao Jiang</i>	
<b>Constraint-free Analog Placement with Topological Symmetry Structure</b> .....	98
<i>Qing DONG, Shigetoshi NAKATAKE</i>	
<b>TCG-Based Multi-Bend Bus Driven Floorplanning</b> .....	104
<i>Tilen Ma, Evangeline F.Y. Young</i>	
<b>Large-Scale Fixed-Outline Floorplanning Design Using Convex Optimization Techniques</b> .....	110
<i>Chaomin Luo, Miguel F. Anjos, Anthony Vannelli</i>	
<b>A Brand New Wireless Day</b> .....	116
<i>Jan M. Rabaey</i>	
<b>Bus-Aware Microarchitectural Floorplanning</b> .....	117
<i>Dae Hyun Kim, Sung Kyu Lim</i>	
<b>LP Based White Space Redistribution for Thermal Via Planning and Performance Optimization in 3D ICs*</b> .....	122
<i>Xin Li, Yuchun Ma, Xianlong Hong, Sheqin Dong, Jason Cong</i>	
<b>Predictive Models and CAD Methodology for Pattern Dependent Variability</b> .....	126
<i>Nishath Verghese, Richard Rouse, Philippe Hurat</i>	
<b>Technology Modeling and Characterization Beyond the 45nm Node</b> .....	132
<i>Sani R. Nassif</i>	
<b>Synergistic Physical Synthesis for Manufacturability and Variability in 45nm Designs and Beyond</b> .....	133
<i>David Z. Pan, Minsik Cho</i>	
<b>MAZEROUTER: Engineering an Effective Global Router</b> .....	139
<i>Michael D. Moffitt</i>	
<b>Scheduling with Integer Time Budgeting for Low-Power Optimization</b> .....	145
<i>Wei Jiang, Zhiru Zhang, Miodrag Potkonjak, Jason Cong</i>	
<b>A New Global Router for Modern Designs</b> .....	151
<i>Jih-Rong Gao, Pei-Ci Wu, Ting-Chi Wang</i>	
<b>Routability Driven Modification Method of Monotonic Via Assignment for 2-layer Ball Grid Array Packages</b> .....	157
<i>Yoichi Tomioka, Atsushi Takahashi</i>	
<b>Ordered Escape Routing Based on Boolean Satisfiability</b> .....	163
<i>Lijuan Luo, Martin D.F. Wong</i>	
<b>MeshWorks: An Efficient Framework for Planning, Synthesis and Optimization of Clock Mesh Networks</b> .....	169
<i>Anand Rajaram, David Z. Pan</i>	
<b>Interconnect Modeling for Improved System-Level Design Optimization</b> .....	177
<i>Luca Carloni, Andrew B. Kahng, Swamy Muddu Alessandro Pinto, Kambiz Samadi, Puneet Sharma</i>	
<b>NoCOUT : NoC Topology Generation with Mixed Packet-switched and Point-to-Point Networks</b> .....	184
<i>Jeremy Chan, Sri Parameswaran</i>	

# Table of Contents

<b>Automatic Generation of Hardware dependent Software for MPSoCs from Abstract System Specifications .....</b>	<b>190</b>
<i>Gunar Schirner, Andreas Gerstlauer, Rainer Domer</i>	
<b>Application-Specific Network-on-Chip Architecture Synthesis based on Set Partitions and Steiner Trees .....</b>	<b>196</b>
<i>Shan Yan, Bill Lin</i>	
<b>Floating-Point Reconfiguration Array Processor for 3D Graphics Physics Engine .....</b>	<b>202</b>
<i>Hoonmo Yang</i>	
<b>Super-K: A SoC for Single-chip Ultra Mobile Computer .....</b>	<b>203</b>
<i>Xu Cheng</i>	
<b>The Evolution of SoC Platform According to the New Mobile Paradigm .....</b>	<b>204</b>
<i>Ki-Soo Hwang</i>	
<b>Statistical Gate Delay Model for Multiple Input Switching.....</b>	<b>205</b>
<i>Takayuki Fukuoka, Akira Tsuchiya, Hidetoshi Onodera</i>	
<b>REWired - RegisterWrite Inhibition by Resource Dedication .....</b>	<b>211</b>
<i>Pushkar Tripathi, Rohan Jain, Srikanth Kurra, Preeti Ranjan Panda</i>	
<b>Non-Gaussian Statistical Timing Models of Die-to-Die and Within-Die Parameter Variations for Full Chip Analysis.....</b>	<b>215</b>
<i>Katsumi HOMMA, Izumi NITTA, Toshiyuki SHIBUYA</i>	
<b>Non-Gaussian Statistical Timing Analysis Using Second-Order Polynomial Fitting .....</b>	<b>221</b>
<i>Lerong Cheng, Jinjun Xiong, Lei He</i>	
<b>Variability-Driven Module Selection with Joint Design Time Optimization and Post-Silicon Tuning.....</b>	<b>227</b>
<i>Feng Wang, Xiaoxia Wu, Yuan Xie</i>	
<b>A Capacitive Boosted Buffer Technique for High-Speed Process-Variation- Tolerant Interconnect in UDVS application .....</b>	<b>235</b>
<i>Saihua Lin, Yu Wang, Rong Luo, Huazhong Yang</i>	
<b>Static Timing: Back to Our Roots .....</b>	<b>241</b>
<i>Ruiming Chen, Lizheng Zhang, Vladimir Zolotov, Chandu Visweswariah, Jinjun Xiong</i>	
<b>Synthesis and Design of Parameter Extractors for Low-Power Pre-computation-Based Content-Addressable Memory Using Gate-Block Selection Algorithm.....</b>	<b>247</b>
<i>Jui-Yuan Hsieh, Shanq-Jang Ruan</i>	
<b>Block Cache for Embedded Systems.....</b>	<b>253</b>
<i>Dominic Hillenbrand, Jorg Henkel</i>	
<b>A Compiler-in-the-Loop Framework to Explore Horizontally Partitioned Cache Architectures.....</b>	<b>259</b>
<i>Aviral Shrivastava, Ilya Issenin, Nikil Dutt</i>	
<b>An Efficient Performance Improvement Method Utilizing Specialized Functional Units in Behavioral Synthesis .....</b>	<b>265</b>
<i>Tsuyoshi SADAKATA, Yusuke MATSUNAGA</i>	
<b>Fast, Quasi-Optimal, and Pipelined Instruction-Set Extensions .....</b>	<b>269</b>
<i>Ajay K. Verma, Philip Brisk, Paolo Ienne</i>	
<b>Load scheduling: Reducing Pressure on Distributed Register files for free.....</b>	<b>275</b>
<i>Mei Wen, Nan Wu, Maolin Guan, Chunyuan Zhang</i>	
<b>DPlace2.0: A Stable and Efficient Analytical Placement Based on Diffusion.....</b>	<b>281</b>
<i>Tao Luo, David Z. Pan</i>	
<b>Total Power Optimization Combining Placement, Sizing and Multi-Vt Through Slack Distribution Management.....</b>	<b>287</b>
<i>Tao Luo, David Newmark, David Z. Pan</i>	

# Table of Contents

<b>An Innovative Steiner Tree Based Approach for Polygon Partitioning.....</b>	<b>293</b>
<i>Yongqiang Lu, Qing Su, Jamil Kawa</i>	
<b>An MILP-Based Wire Spreading Algorithm for PSM-Aware Layout Modification.....</b>	<b>299</b>
<i>Ming-Chao Tsai, Yung-Chia Lin, Ting-Chi Wang</i>	
<b>Predictive Power Aware Management for Embedded Mobile Devices.....</b>	<b>305</b>
<i>Young-Si Hwang, Sung-Kwan Ku, Chan-Min Jung, Ki-Seok Chung</i>	
<b>Low Power Clock Buffer Planning Methodology in F-D Placement for Large Scale Circuit Design .....</b>	<b>311</b>
<i>Yanfeng Wang, Qiang Zhou, Yici Cai, Jiang Hu, Xianlong Hong, Jinian Bian</i>	
<b>Power Grid Analysis Benchmarks .....</b>	<b>317</b>
<i>Sani R. Nassif</i>	
<b>In-band Mobile Digital TV Transmission Technology for Advanced Television Systems Committee .....</b>	<b>323</b>
<i>Junehee Lee</i>	
<b>In-Vehicle Vision Processors for Driver Assistance Systems .....</b>	<b>324</b>
<i>Shorin Kyo, Shin'ichiro Okazaki</i>	
<b>Multi-core DSP for Base stations: Large and Small .....</b>	<b>330</b>
<i>Doug Pulley</i>	
<b>1-cc Computer using UWB-IR for Wireless Sensor Network.....</b>	<b>333</b>
<i>Tatsuo Nakagawa, Masayuki Miyazaki, GoichiOno, Ryosuke Fujiwara, Takayasu Norimatsu, Takahide Terada, Akira Maeki, YujiOgata, Shinsuke Kobayashi, Noboru Koshizuka, Ken Sakamura</i>	
<b>Verifying Full-Custom Multipliers by Boolean Equivalence Checking and an Arithmetic Bit Level Proof .....</b>	<b>339</b>
<i>Udo Krautz, Markus Wedler, Wolfgang Kunz, Kai Weber, Christian Jacobi, Matthias Pflanz</i>	
<b>A Symbolic Approach for Mixed-Signal Model Checking .....</b>	<b>345</b>
<i>Alexander Jesser, Lars Hedrich</i>	
<b>Faster Projection Based Methods for Circuit Level Verification .....</b>	<b>351</b>
<i>Chao Yan, Mark Greenstreet</i>	
<b>A Debug Probe for Concurrently Debugging Multiple Embedded Cores and Inter-Core Transactions in NoC-Based Systems .....</b>	<b>357</b>
<i>Shan Tang, Qiang Xu</i>	
<b>A Fast Two-pass HDL Simulation with On-Demand Dump.....</b>	<b>363</b>
<i>Kyuhoo Shim, Youngraee Cho, Namdo Kim, Hyuncheol Baik, Kyungkuk Kim, Dusung Kim, Jaebum Kim, Byeongun Min, Kyumyung Choi, Maciej Ciesielski, Seiyang Yang</i>	
<b>Hybrid Solid-State Disks: Combining Heterogonous NAND Flash in Large SSDs .....</b>	<b>369</b>
<i>Li-Ping Chang</i>	
<b>A Dynamic-Programming Algorithm for Reducing the Energy Consumption of Pipelined System-Level Streaming Applications .....</b>	<b>375</b>
<i>N. Liveris, H. Zhou, P. Banerjee</i>	
<b>Enabling Run-Time Memory Data Transfer Optimizations at the System Level with Automated Extraction of Embedded Software Metadata Information .....</b>	<b>382</b>
<i>Alexandros Bartzas, Miguel Peon-Quiros, Stylianos Mamagkakakis, Francky Catthoor, Dimitrios Soudris, Jose M. Mendias</i>	
<b>Automatic Re-coding of Reference Code into Structured and Analyzable SoC Models .....</b>	<b>388</b>
<i>Pramod Chandraiah, Rainer Domer</i>	
<b>Action Coverage Formulation for Power Optimization in Body Sensor Networks .....</b>	<b>394</b>
<i>Hassan Ghasemzadeh, Eric Guenterberg, Katherine Gilani, Roozbeh Jafari</i>	

# Table of Contents

<b>Dynamic Scheduling of Imprecise-Computation Tasks in Maximizing QoS under Energy Constraints for Embedded Systems .....</b>	<b>400</b>
<i>Heng Yu, Bharadwaj Veeravalli, Yajun Ha</i>	
<b>Architecture-level Thermal Behavioral Characterization For Multi-Core Microprocessors.....</b>	<b>404</b>
<i>Duo Li, Sheldon X.-D. Tan, Murli Tirumala</i>	
<b>Full-Chip Thermal Analysis for the Early Design Stage via Generalized Integral Transforms.....</b>	<b>410</b>
<i>Pei-Yu Huang, Chih-Kang Lin, Yu-Min Lee</i>	
<b>A Stochastic Local Hot Spot Alerting Technique.....</b>	<b>416</b>
<i>Hwisung Jung, Massoud Pedram</i>	
<b>Design Rule Optimization of Regular layout for Leakage Reduction in Nanoscale Design .....</b>	<b>422</b>
<i>Anupama R. Subramaniam, Ritu Singhal, Chi-Chao Wang, Yu Cao</i>	
<b>Investigation of Diffusion Rounding for Post-Lithography Analysis.....</b>	<b>428</b>
<i>Puneet Gupta, Andrew B. Kahng, Youngmin Kim, Saumil Shah, Dennis Sylvester</i>	
<b>Pessimism Reduction in Coupling-Aware Static Timing Analysis Using Timing and Logic Filtering.....</b>	<b>434</b>
<i>Debasish Das, Kip Killpack, Chandramouli Kashyap, Abhijit Jas, Hai Zhou</i>	
<b>A Fast Incremental Clock Skew Scheduling Algorithm for Slack Optimization .....</b>	<b>440</b>
<i>Kui Wang, Hao Fang, Hu Xu, Xu Cheng</i>	
<b>Clock Tree Synthesis with Data-Path Sensitivity Matching.....</b>	<b>446</b>
<i>Matthew R. Guthaus, Dennis Sylvester, Richard B. Brown</i>	
<b>Temperature-Aware MPSoC Scheduling for Reducing Hot Spots and Gradients.....</b>	<b>452</b>
<i>Ayse Kivircim Coskun, Tajana Simunic Rosing, Keith A. Whisnant, Kenny C. Gross</i>	
<b>Buffered Clock Tree Synthesis for 3D ICs Under Thermal Variations .....</b>	<b>458</b>
<i>Jacob Minz, Xin Zhao, Sung Kyu Lim</i>	
<b>A Delay Model for Interconnect Trees Based on ABCD Matrix .....</b>	<b>464</b>
<i>Guofei Zhou, Li Su, Depeng Jin, Lieguang Zeng</i>	
<b>Analytical Model for the Impact of Multiple Input Switching Noise on Timing.....</b>	<b>468</b>
<i>Rajeshwary Tayade, Sani Nassif, Jacob Abraham</i>	
<b>Determination of optimal polynomial regression function to decompose on-die systematic and random variations .....</b>	<b>472</b>
<i>Takashi Sato, Hiroyuki Ueyama, Noriaki Nakayama, Kazuya Masu</i>	
<b>Within-die Process Variations: How Accurately Can They Be Statistically Modeled?.....</b>	<b>478</b>
<i>Brendan Hargreaves, Henrik Hult, Sherief Reda</i>	
<b>Chebyshev Affine Arithmetic Based Parametric Yield Prediction Under Limited Descriptions of Uncertainty.....</b>	<b>485</b>
<i>Jin Sun, Yue Huang, Jun Li, Janet M. Wang</i>	
<b>Distribution Arithmetic for Stochastic Analysis .....</b>	<b>491</b>
<i>Markus Olbrich, Erich Barke</i>	
<b>Handling Partial Correlations in Yield Prediction .....</b>	<b>497</b>
<i>Sridhar Varadan, Janet Wang, Jiang Hu</i>	
<b>Reliability-Aware Design for Nanometer-Scale Devices.....</b>	<b>503</b>
<i>David Atienza, Giovanni De Micheli, Luca Benini, Jos'e L. Ayala, Pablo G. Del Valle, Michael DeBole, Vijay Narayanan</i>	
<b>An Industrial Perspective of Power-aware Reliable SoC Design .....</b>	<b>509</b>
<i>Soo-Kwan Eo, Sungjoo Yoo, Kyu-Myung Choi</i>	

# Table of Contents

<b>The Future of Semiconductor Industry - A Foundry's Perspective .....</b>	<b>512</b>
<i>F. C. Tseng</i>	
<b>Soft Error Rate Reduction Using Redundancy Addition and Removal.....</b>	<b>513</b>
<i>Kai-Chiang Wu, Diana Marculescu</i>	
<b>Run-Time Power Gating of On-Chip Routers Using Look-Ahead Routing .....</b>	<b>519</b>
<i>Hiroki Matsutani, Michihiro Koibuchi, Daihan Wang, Hideharu Amano</i>	
<b>Localized Random Access Scan: Towards Low Area and Routing Overhead.....</b>	<b>525</b>
<i>Yu HU, Xiang FU, Xiaoxin FAN, Hideo FUJIWARA</i>	
<b>A Design- for-Diagnosis Technique for Diagnosing both Scan Chain Faults and Combinational Circuit Faults.....</b>	<b>531</b>
<i>Fei Wang, Yu Hu, Huawei Li, Xiaowei Li</i>	
<b>GECOM: Test Data Compression Combined with All Unknown Response Masking .....</b>	<b>537</b>
<i>Youhua Shi, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki</i>	
<b>Mixed Integer Linear Programming-based Optimal Topology Synthesis of Cascaded Crossbar Switches.....</b>	<b>543</b>
<i>Minje Jun, Sungjoo Yoo, Eui-Young Chung</i>	
<b>Automatic Interface Synthesis based on the Classification of Interface Protocols of IPs .....</b>	<b>549</b>
<i>ChangRyul Yun, DongSoo Kang, YoungHwan Bae, HanJin Cho, KyoungSon Jhang</i>	
<b>The Shining embedded system design methodology based on self dynamic reconfigurable architectures.....</b>	<b>555</b>
<i>C. A. Curino, L. Fossati, V. Rana, F. Redaelli, M. D. Santambrogio, D. Sciuto</i>	
<b>Robust On-Chip Bus Architecture Synthesis for MPSoCs Under Random Tasks Arrival.....</b>	<b>561</b>
<i>Sujan Pandey, Rolf Drechsler</i>	
<b>A Multi-Processor NoC Platform Applied on the 802.11i TKIP Cryptosystem.....</b>	<b>567</b>
<i>Jung-Ho Lee, Sung-Rok Yoon, Kwang-Eui Pyun, Sin-Chong Park</i>	
<b>A Unified Methodology for Power Supply Noise Reduction in Modern Microarchitecture Design.....</b>	<b>571</b>
<i>Michael Healy, Fayez Mohamood, Hsien-Hsin S. Lee, Sung Kyu Lim</i>	
<b>Heuristic Power/Ground Network and Floorplan Co-design Method .....</b>	<b>577</b>
<i>Xiaoyi Wang, Jin Shi, Yici Cai, Xianlong Hong</i>	
<b>Automated Techniques for Energy Efficient Scheduling on Homogeneous and Heterogeneous Chip Multi- processor Architectures.....</b>	<b>583</b>
<i>Sushu Zhang, Karam S. Chatha</i>	
<b>Vertical Via Design Techniques for Multi-layered P/G Networks .....</b>	<b>589</b>
<i>Shuai Li, Jin Shi, Yici Cai, Xianlong Hong</i>	
<b>Statistical Mixed Vt Allocation of Body-Biased Circuits for Reduced Leakage Variation .....</b>	<b>595</b>
<i>Jinseob Jeong, Seungwhun Paik, Youngsoo Shin</i>	
<b>Exploring High-Speed Low-Power Hybrid Arithmetic Units at Scaled Supply and Adaptive Clock- Stretching .....</b>	<b>601</b>
<i>Swaroop Ghosh, Kaushik Roy</i>	
<b>Circuit Lines for Guiding the Generation of Random Test Sequences for Synchronous Sequential Circuits .....</b>	<b>607</b>
<i>Irith Pomeranz, Sudhakar M. Reddy</i>	
<b>A New Low Energy BIST Using A Statistical Code.....</b>	<b>613</b>
<i>Sunghoon Chun, Taejin Kim, Sungho Kang</i>	
<b>On Reducing Both Shift and Capture Power for Scan-Based Testing.....</b>	<b>619</b>
<i>Jia LI, Qiang XU, Yu HU, Xiaowei LI</i>	
<b>Robust Test Generation for Power Supply Noise induced Path Delay Faults.....</b>	<b>625</b>
<i>Xiang Fu, Huawei Li, Yu Hu, Xiaowei Li</i>	

# Table of Contents

<b>Test Vector Chains for Increased Targeted and Untargeted Fault Coverage.....</b>	<b>629</b>
<i>Irith Pomeranz, Sudhakar M. Reddy</i>	
<b>Parallel Fault Backtracing for Calculation of Fault Coverage .....</b>	<b>633</b>
<i>Raimund Ubar, Sergei Devadze, Jaan Raik, Artur Jutman</i>	
<b>ReSP: A Non-Intrusive Transaction-Level Reflective MPSoC Simulation Platform for Design Space Exploration.....</b>	<b>639</b>
<i>Giovanni Beltrame, Cristiana Bolchini, Luca Fossati, Antonio Miele, Donatella Sciuto</i>	
<b>Collaborative Hardware/Software Partition of Coarse-Grained Reconfigurable System Using Evolutionary Ant Colony Optimization.....</b>	<b>645</b>
<i>Dawei Wang, Sikun Li, Yong Dou</i>	
<b>Statistical Power Profile Correlation for Realistic Thermal Estimation .....</b>	<b>651</b>
<i>Love Singhal, Sejong Oh, Eli Bozorgzadeh</i>	
<b>Design Space Exploration for a Coarse Grain Accelerator.....</b>	<b>655</b>
<i>Farhad Mehdipour, Hamid Noori, Morteza Saheb Zamani, Koji Inoue, Kazuaki Murakami</i>	
<b>Efficient Symbolic Multi-Objective Design Space Exploration .....</b>	<b>661</b>
<i>Martin Lukasiewicz, Michael Glaß, Christian Haubelt, Jurgen Teich</i>	
<b>Scalable Unified Dual-Radix Architecture for Montgomery Multiplication in GF(P) and GF(2n) .....</b>	<b>667</b>
<i>Kazuyuki TANIMURA, Ryuta NARA, Shimitsu KOHARA, Kazunori SHIMIZU, Youhua SHI, Nozomu TOGAWA, Masao YANAGISAWA, Tatsuo OHTSUKI</i>	
<b>Optimal Allocation and Placement of Thermal Sensors for Reconfigurable Systems and Its Practical Extension .....</b>	<b>673</b>
<i>ByungHyun Lee, Taewhan Kim</i>	
<b>Exploring Power Management in Multi-Core Systems.....</b>	<b>678</b>
<i>Reinaldo Bergamaschi, Guoling Han, Alper Buyuktosunoglu, Hiren Patel, Indira Nair, Gero Dittmann, Geert Janssen, Nagu Dhanwada, Zhigang Hu, Pradip Bose, John Darringer</i>	
<b>Dependability, Power, and Performance Trade-off on a Multicore Processor .....</b>	<b>684</b>
<i>Toshinori Sato, Toshimasa Funaki</i>	
<b>Reconfigurable RTD-based Circuit Elements of Complete Logic Functionality .....</b>	<b>690</b>
<i>Yexin Zheng, Chao Huang</i>	
<b>High Performance Current-Mode Differential Logic.....</b>	<b>696</b>
<i>Ling Zhang, Jianhua Liu, Haikun Zhu, Chung-Kuan Cheng, Masanori Hashimoto</i>	
<b>NBTI Induced Performance Degradation in Logic and Memory Circuits: How Effectively Can We Approach a Reliability Solution? .....</b>	<b>702</b>
<i>Kunhyuk Kang, Saakshi Gangwal, Sang Phill Park, Kaushik Roy</i>	
<b>Reaching the Limits of Low Power Design.....</b>	<b>708</b>
<i>J. S. Hobbs, T.W. Williams</i>	
<b>Software-Cooperative Power-Efficient Heterogeneous Multi-Core for Media Processing .....</b>	<b>712</b>
<i>Hiroaki Shikano, Masaki Ito, Kunio Uchiyama, Toshihiko Odaka, Akihiro Hayashi, Takeshi Masuura, Masayoshi Mase, Jun Shirako, YasutakaWada, Keiji Kimura, Hironori Kasahara</i>	
<b>Experiences of Low Power Design Implementation and Verification.....</b>	<b>718</b>
<i>Shi-Hao Chen, Jiing-Yuan Lin</i>	
<b>Low power architecture and design techniques for mobile handset LSI Medity.. M2. ....</b>	<b>724</b>
<i>Shuichi Kunie, Takefumi Hiraga, Tatsuya Tokue Sunao Torii, Taku Ohsawa</i>	
<b>An Efficient, Fully Nonlinear, Variability-Aware non-Monte-Carlo Yield Estimation Procedure with Applications to SRAM cells and Ring Oscillators.....</b>	<b>730</b>
<i>Chenjie Gu, Jaijeet Roychowdhury</i>	



# Table of Contents

<b>Analog Circuit Simulation Using Range Arithmetics</b> .....	738
<i>Darius Grabowski, Markus Olbrich, Erich Barke</i>	
<b>LTCC Spiral Inductor Modeling, Synthesis, and Optimization</b> .....	744
<i>Tuck Boon Chan, Hsin-Chia Lu, Jun-Kuei Zeng, Charlie Chung-Ping Chen</i>	
<b>Symmetry Constraint based on Mismatch Analysis for Analog Layout in SOI Technology</b> .....	748
<i>Jiayi Liu, Sheqin Dong, Xianlong Hong, Yibo Wang, Ou He Satoshi Goto</i>	
<b>SPKM : A Novel Graph Drawing based Algorithm for Application Mapping onto Coarse-Grained Reconfigurable Architectures</b> .....	752
<i>Jonghee W. Yoon, Aviral Shrivastava, Sanghyun Park, Minwook Ahn, Reiley Jeyapaul, Yunheung Paek</i>	
<b>MBARC: A Scalable Memory Based Reconfigurable Computing Framework for Nanoscale Devices</b> .....	759
<i>Somnath Paul, Swarup Bhunia</i>	
<b>Block Remap with Turnoff: A Variation-Tolerant Cache Design Technique</b> .....	765
<i>Mohammed Abid Hussain, Madhu Mutyam</i>	
<b>ORB: An On-chip Optical Ring Bus Communication Architecture for Multi-Processor Systems-on-Chip</b> .....	771
<i>Sudeep Pasricha, Nikil Dutt</i>	
<b>Webpage-Based Benchmarks for Mobile Device Design</b> .....	777
<i>Marc Somers, JoAnn M. Paul</i>	
<b>Panel: Best Ways to use Billions of Devices on a Chip</b> .....	783
<i>Grant Martin, Nikil Dutt, Deming Chen, KyungHo Kim, Joerg Henkel, Kazutoshi Kobayashi</i>	
<b>VEBoC: Variation and Error-Aware Design for Billions of Devices on a Chip</b> .....	785
<i>Shoaib Akram, Scott Cromar, Gregory Lucas, Alexandros Papakonstantinou, Deming Chen</i>	
<b>Quo Vadis, BTSoC (Billion Transistor SoC)?</b> .....	791
<i>Nikil Dutt</i>	
<b>Best Ways to use Billions of Devices on a Wireless Mobile SoC</b> .....	792
<i>KyungHo Kim</i>	
<b>Best Ways to Use Billions of Devices on a Chip - Error Predictive, Defect Tolerant and Error Recovery Designs</b> .....	793
<i>Kazutoshi Kobayashi, Hidetoshi Onodera</i>	
<b>Moving Forward: A Non-Search Based Synthesis Method toward Efficient CNOT-Based Quantum Circuit Synthesis Algorithms</b> .....	795
<i>Mehdi Saeedi, Morteza Saheb Zamani, Mehdi Sedighi</i>	
<b>A CAD tool for RF MEMS devices</b> .....	801
<i>Rajesh Pande, Rajendra Patrikar</i>	
<b>A..1.2GHz Delayed Clock Generator for High-speed Microprocessors</b> .....	807
<i>Inhwa Jung, Moo-Young Kim, Chulwoo Kim</i>	
<b>LVDS-type On-Chip Transmission Line Interconnect with Passive Equalizers in 90nm CMOS Process</b> .....	809
<i>Akiko Mineyama, Hiroyuki Ito, Takahiro Ishii, Kenichi Okada, Kazuya Masu</i>	
<b>A Slew-Rate Controlled Output Driver with One-Cycle Tuning Time</b> .....	811
<i>Young-Ho Kwak, Inhwa Jung, Chulwoo Kim</i>	