

2007 NORCHIP

**Aalborg, Denmark
19-20 November 2007**



IEEE Catalog Number: CFP07828-PRT
ISBN 10: 1-4244-1516-0
ISBN 13: 978-1-4244-1516-8

Table of Contents

Design and Implementation of an FPGA-based Multi-Standard Software Radio Receiver	1
<i>Mehmood-Ur-Rehman Awan, Muhammad Mahtab Alam, Peter Koch, Nastaran Behjou</i>	
Performance Analysis of BMC and Decision Units in the Differential Analog Viterbi Decoder.....	6
<i>Janne Maunu, Mika Laiho, Ari Paasio</i>	
Surface Charge Detection Probe	10
<i>Olli Kursu, Janne Kivijakola, Marko Pudas and Timo Rahkonen</i>	
Optical Test Pixels Implemented in a Standard CMOS technology.....	14
<i>K. H. Løkken, J.M. Østby</i>	
A z-Domain Model and Analysis of Phase-Domain All-Digital Phase-Locked Loops	18
<i>Stefan Mendel, Christian Vogel</i>	
Effects of Different VDD-drives in ET & EER Transmitters	24
<i>Timo Rautio, Henri Harju, Simo Hietakangas, Timo Rahkonen</i>	
A 3rd-Order Current-Mode Continuous-Time Filter in 65 nm CMOS.....	28
<i>Heimo Uhrmann, Horst Zimmermann</i>	
Area Efficient Pseudo-parallel Galois Field Multipliers	32
<i>J. Mathew, H. Rahaman, A.M. Jabir, D. K. Pradhan</i>	
Power Optimized Partial Product Reduction Interconnect Ordering in Parallel Multipliers.....	36
<i>Saeed Tahmasbi Oskuii, Per Gunnar Kjeldsberg, Oscar Gustafsson</i>	
Comparison of Arithmetic Units for Asynchronous Processors.....	42
<i>Pauli Perälä, Olli Vainio</i>	
A 0.25W Fully Integrated Class-D Audio Power Amplifier in 0.35µm CMOS	46
<i>Andreas Axholt, Filip Oredsson, Tony Petersson, Johan Wernehag, Henrik Sjoland</i>	
A Low-Voltage Fully Differential Constant Signal Behavior Rail-to-Rail Input Stage in 0.12 m CMOS	50
<i>Weixun Yan, Horst Zimmermann</i>	
Operating Environment on-line Metrics for Application Architecture Matching.....	54
<i>Milad El Khodary, Jean-Philippe Diguet, Guy Gogniat</i>	
ATtACK - A Methodology for Realizing Partially Reconfigurable FPGA Systems.....	60
<i>Gaurav Kulkarni, Sri Hanuma Chitti, Andreas Popp, Yannick Le Moullec</i>	
Decimation Filter for a Low-Power Sensor-Interface System	65
<i>Erkka Laulainen, Marko Kosunen, Lauri Koskinen, Matti Paavola, Kari Halonen</i>	
LMS-Based Identification and Compensation of Timing Mismatches in a Two-Channel Time-Interleaved Analog-to-Digital Converter	69
<i>Shahzad Saleem, Christian Vogel</i>	
Design Of A 7-bit, 200MS/s, 2mW Pipelined ADC With Switched Open-Loop Amplifiers In A 65nm CMOS Technology.....	73
<i>Carsten Wulff, Trond Ytterdal</i>	
Region-Based Routing Algorithm for Network-on-Chip Architectures	77
<i>Timo Schonwald, Oliver Bringmann, Wolfgang Rosenstiel</i>	
Custom Topology Generation for Network-on-Chip.....	81
<i>Matthias Bo Stuart, Jens Sparsø</i>	
Modeling A Code-Division Multiple-Access Network-on-Chip Using SystemC	85
<i>Xin Wang, Jari Nurmi</i>	
Sizing of MOS device in LC-tank Oscillators.....	90
<i>Jian Chen, Fredrik Jonsson, Li-Rong Zheng, Hannu Tenhunen, Dian Zhou</i>	

Table of Contents

A Digitally Controlled 2.4-GHz Oscillator in 65-nm CMOS	96
<i>Liangge Xu, Saska Lindfors</i>	
An 8-bit 10 kS/s 0.18 ..m CMOS SAR ADC for RFID applications with sensing capabilities	100
<i>J. Marjonen, N. Pesonen, O. Vermesan, M. Åberg, A. Oja, H. Rustad, C. Rusu, P. Enoksson</i>	
ADDA - A versatile development platform for ADand DA- converters	104
<i>Svante Signell</i>	
A GaN HEMT Power Amplifier with Variable Gate Bias for Envelope and Phase Signals	108
<i>Ellie Cijvat, Kevin Tom, Mike Faulkner, Henrik Sjöland</i>	
A Spectrum Shaping Technique to Control Spectrum Emission of UTRA LTE User Equipment	112
<i>Basuki E. Priyanto, Troels B. Sørensen, Ole K. Jensen, Torben Larsen, Troels Kolding, Preben Mogensen</i>	
Low Power Tunable CMOS I-UWB Transmitter Design	116
<i>David Sarmiento M, Majid Baghaei Nejad, Hannu Tenhunen, Li-Rong Zheng</i>	
Low Complexity Real-Time Feature Extraction, Using Image Projections	120
<i>Fredrik Kristensen, Rafael Cervino, Peter Nilsson, Viktor Owall</i>	
Power-aware Automatic Constraint Generation for FPGA Based Real-Time Video Processing Systems.....	124
<i>Najeem Lawal, Benny Thörnberg, Mattias O'Nils</i>	
A Block Access Unit for 2D Memory Access	129
<i>Tero Sihvo</i>	
AC Characteristics of the MOSFET Parasitic Channel Series Resistances when Absorbed into the Current Description	134
<i>Jan Sajets, Jan Holmberg, Markku Åberg</i>	
A Method for Measuring Substrate Noise in the UWB Frequency Band on Lightly Doped Substrates.....	138
<i>Ming Shen, Tian Tong, Jan Hvolgaard Mikkelsen, Torben Larsen</i>	
Modeling Capacitive Links for Broadband Inter-Chip Communication	142
<i>Olli Viitala, Jacek Flak, Saska Lindfors</i>	
D-latch for Subthreshold Floating-Gate Circuits Exploiting Threshold Elements.....	146
<i>Jon Alfredsson, Snorre Aunet</i>	
Defect Tolerant Ganged CMOS Minority Gate.....	150
<i>Asbjørn Djupdal, Pauline C. Haddow</i>	
Seven Subthreshold Flip-Flop Cells	154
<i>Havard Pedersen Alstad, Snorre Aunet</i>	
High CMRR and Low THD Current-Mode Instrumentation Amplifier Using Current Inversion Technique	158
<i>Behnam Babaei, Sattar Mirzakuchaki</i>	
Evaluation of Active Cancellation of Substrate Noise in Mixed-Signal ICs	162
<i>Zargham Baghchehsaraei, Simon Kristiansson, Fredrik Ingvarson, Kjell O. Jeppson</i>	
An IEEE 754 Floating Point Engine designed with an Electronic System Level Methodology	166
<i>V. A. Chouliaras, Jose Luis Nunez-Yanez</i>	
Linearized Performance Evaluation of Polar Transmitter for EDGE.....	170
<i>Yonghui Huang, Torben Larsen</i>	
Impact of Polar Transmitter Imperfections on UTRA LTE Uplink Performance.....	174
<i>Basuki E. Priyanto, Troels B. Sørensen, Ole K. Jensen, Torben Larsen, Troels Kolding, Preben Mogensen</i>	
Statistical Analysis of Steady State Leakage Currents in Nano-CMOS Devices.....	178
<i>Jawar Singh, Jimson Mathew, Saraju P. Mohanty, Dhiraj K. Pradhan</i>	

Table of Contents

0.18 µm CMOS RF Front-End Chipset for FM-UWB Based P-PAN Receivers	182
<i>Tian Tong, Jan Hvolgaard Mikkelsen, Torben Larsen</i>	
Fast Mode Decision for H.264 Based on Correlation between Macroblocks.....	186
<i>Bin Zhan, Baochun Hou, Reza Sotudeh</i>	
Design of a Fourth-Order Continuous-Time Filter for UWB Receivers	190
<i>Xi Zhu, James Moritz, Yichuang Sun</i>	
Translating Behavioral VHDL for Emulation	194
<i>Peeter Ellerjee, Uljana Reinsalu, Anton Arhipov</i>	
Numerical Analysis of Finite Word Length Effects in a Multirate Filter System.....	198
<i>Martin Lindberg, Andreas Popp</i>	
Soft-Error induced System-Failure Rate Analysis in an SoC	202
<i>Tony S. M. H. Mohammad, J. Mathew, D. K. Pradhan</i>	
FPGA-Based CRAIMOT Basis Function Generator.....	206
<i>Peteris Misans, Maris Terauds, Gatis Valters, Uldis Derums, Nauris Vasilevskis</i>	
On-Chip Digitally Trimmable Voltage Reference	212
<i>R.Slipka, M. Hirth, G. Hilber, T.Ostermann</i>	
QCA-LG: A tool for the automatic layout generation of QCA combinational circuits.....	216
<i>Tiago Teodosio, Leonel Sousa</i>	
A Low Voltage High Precision CMOS Bandgap Reference.....	221
<i>Xinpeng Xing, Zhihua Wang, Dongmei Li</i>	
Asynchronous Design of Networks-on-Chip.....	225
<i>Jens Sparsø</i>	