

# **2007 NORCHIP**

**Aalborg, Denmark  
19-20 November 2007**



**IEEE Catalog Number:**  
**ISBN 10:**  
**ISBN 13:**

**CFP07828-PRT**  
**1-4244-1516-0**  
**978-1-4244-1516-8**

# Table of Contents

<b>Design and Implementation of an FPGA-based Multi-Standard Software Radio Receiver .....</b>	<b>1</b>
<i>Mehmood-Ur-Rehman Awan, Muhammad Mahtab Alam, Peter Koch, Nastaran Behjou</i>	
<b>Performance Analysis of BMC and Decision Units in the Differential Analog Viterbi Decoder .....</b>	<b>6</b>
<i>Janne Maunu, Mika Laiho, Ari Paasio</i>	
<b>Surface Charge Detection Probe .....</b>	<b>10</b>
<i>Olli Kursu, Janne Kivijakola, Marko Pudas and Timo Rahkonen</i>	
<b>Optical Test Pixels Implemented in a Standard CMOS technology.....</b>	<b>14</b>
<i>K. H. Løkken, J.M. Østby</i>	
<b>A z-Domain Model and Analysis of Phase-Domain All-Digital Phase-Locked Loops .....</b>	<b>18</b>
<i>Stefan Mendel, Christian Vogel</i>	
<b>Effects of Different VDD-drives in ET &amp; EER Transmitters .....</b>	<b>24</b>
<i>Timo Rautio, Henri Harju, Simo Hietakangas, Timo Rahkonen</i>	
<b>A 3rd-Order Current-Mode Continuous-Time Filter in 65 nm CMOS.....</b>	<b>28</b>
<i>Heimo Uhrmann, Horst Zimmermann</i>	
<b>Area Efficient Pseudo-parallel Galois Field Multipliers .....</b>	<b>32</b>
<i>J. Mathew, H. Rahaman, A.M. Jabir, D. K. Pradhan</i>	
<b>Power Optimized Partial Product Reduction Interconnect Ordering in Parallel Multipliers.....</b>	<b>36</b>
<i>Saeed Tahmasbi Oskuii, Per Gunnar Kjeldsberg, Oscar Gustafsson</i>	
<b>Comparison of Arithmetic Units for Asynchronous Processors .....</b>	<b>42</b>
<i>Pauli Perälä, Olli Vainio</i>	
<b>A 0.25W Fully Integrated Class-D Audio Power Amplifier in 0.35<math>\mu</math>m CMOS .....</b>	<b>46</b>
<i>Andreas Axholt, Filip Oredsson, Tony Petersson, Johan Wernehag, Henrik Sjoland</i>	
<b>A Low-Voltage Fully Differential Constant Signal Behavior Rail-to-Rail Input Stage in 0.12 <math>\mu</math>m CMOS .....</b>	<b>50</b>
<i>Weixun Yan, Horst Zimmermann</i>	
<b>Operating Environment on-line Metrics for Application Architecture Matching.....</b>	<b>54</b>
<i>Milad El Khodary, Jean-Philippe Diguët, Guy Gogniat</i>	
<b>ATtACK - A Methodology for Realizing Partially Reconfigurable FPGA Systems.....</b>	<b>60</b>
<i>Gaurav Kulkarni, Sri Hanuma Chitti, Andreas Popp, Yannick Le Moullec</i>	
<b>Decimation Filter for a Low-Power Sensor-Interface System .....</b>	<b>65</b>
<i>Erkka Laulainen, Marko Kosunen, Lauri Koskinen, Matti Paavola, Kari Halonen</i>	
<b>LMS-Based Identification and Compensation of Timing Mismatches in a Two-Channel Time-Interleaved Analog-to-Digital Converter .....</b>	<b>69</b>
<i>Shahzad Saleem, Christian Vogel</i>	
<b>Design Of A 7-bit, 200MS/s, 2mW Pipelined ADC With Switched Open-Loop Amplifiers In A 65nm CMOS Technology.....</b>	<b>73</b>
<i>Carsten Wulff, Trond Ytterdal</i>	
<b>Region-Based Routing Algorithm for Network-on-Chip Architectures .....</b>	<b>77</b>
<i>Timo Schonwald, Oliver Bringmann, Wolfgang Rosenstiel</i>	
<b>Custom Topology Generation for Network-on-Chip.....</b>	<b>81</b>
<i>Matthias Bo Stuart, Jens Sparsø</i>	
<b>Modeling A Code-Division Multiple-Access Network-on-Chip Using SystemC .....</b>	<b>85</b>
<i>Xin Wang, Jari Nurmi</i>	
<b>Sizing of MOS device in LC-tank Oscillators.....</b>	<b>90</b>
<i>Jian Chen, Fredrik Jonsson, Li-Rong Zheng, Hannu Tenhunen, Dian Zhou</i>	

# Table of Contents

<b>A Digitally Controlled 2.4-GHz Oscillator in 65-nm CMOS .....</b>	<b>96</b>
<i>Liangge Xu, Saska Lindfors</i>	
<b>An 8-bit 10 kS/s 0.18 ..m CMOS SAR ADC for RFID applications with sensing capabilities .....</b>	<b>100</b>
<i>J. Marjonen, N. Pesonen, O. Vermesan, M. Åberg, A. Oja, H. Rustad, C. Rusu, P. Enoksson</i>	
<b>ADDA - A versatile development platform for ADand DA- converters .....</b>	<b>104</b>
<i>Svante Signell</i>	
<b>A GaN HEMT Power Amplifier with Variable Gate Bias for Envelope and Phase Signals .....</b>	<b>108</b>
<i>Ellie Cijvat, Kevin Tom, Mike Faulkner, Henrik Sjöland</i>	
<b>A Spectrum Shaping Technique to Control Spectrum Emission of UTRA LTE User Equipment .....</b>	<b>112</b>
<i>Basuki E. Priyanto, Troels B. Sørensen, Ole K. Jensen, Torben Larsen, Troels Kolding, Preben Mogensen</i>	
<b>Low Power Tunable CMOS I-UWB Transmitter Design .....</b>	<b>116</b>
<i>David Sarmiento M, Majid Baghaei Nejad, Hannu Tenhunen, Li-Rong Zheng</i>	
<b>Low Complexity Real-Time Feature Extraction, Using Image Projections .....</b>	<b>120</b>
<i>Fredrik Kristensen, Rafael Cervino, Peter Nilsson, Viktor Owall</i>	
<b>Power-aware Automatic Constraint Generation for FPGA Based Real-Time Video Processing Systems.....</b>	<b>124</b>
<i>Najeem Lawal, Benny Thörnberg, Mattias O'Nils</i>	
<b>A Block Access Unit for 2D Memory Access .....</b>	<b>129</b>
<i>Tero Sihvo</i>	
<b>AC Characteristics of the MOSFET Parasitic Channel Series Resistances when Absorbed into the Current Description .....</b>	<b>134</b>
<i>Jan Saijets, Jan Holmberg, Markku Åberg</i>	
<b>A Method for Measuring Substrate Noise in the UWB Frequency Band on Lightly Doped Substrates.....</b>	<b>138</b>
<i>Ming Shen, Tian Tong, Jan Hvolgaard Mikkelsen, Torben Larsen</i>	
<b>Modeling Capacitive Links for Broadband Inter-Chip Communication .....</b>	<b>142</b>
<i>Olli Viitala, Jacek Flak, Saska Lindfors</i>	
<b>D-latch for Subthreshold Floating-Gate Circuits Exploiting Threshold Elements.....</b>	<b>146</b>
<i>Jon Alfredsson, Snorre Aunet</i>	
<b>Defect Tolerant Ganged CMOS Minority Gate .....</b>	<b>150</b>
<i>Ashjoern Djupdal, Pauline C. Haddow</i>	
<b>Seven Subthreshold Flip-Flop Cells .....</b>	<b>154</b>
<i>Havard Pedersen Alstad, Snorre Aunet</i>	
<b>High CMRR and Low THD Current-Mode Instrumentation Amplifier Using Current Inversion Technique .....</b>	<b>158</b>
<i>Behnam Babaei, Sattar Mirzakuchaki</i>	
<b>Evaluation of Active Cancellation of Substrate Noise in Mixed-Signal ICs .....</b>	<b>162</b>
<i>Zargham Baghchehsaraei, Simon Kristiansson, Fredrik Ingvarson, Kjell O. Jeppson</i>	
<b>An IEEE 754 Floating Point Engine designed with an Electronic System Level Methodology .....</b>	<b>166</b>
<i>V. A. Chouliaras, Jose Luis Nunez-Yanez</i>	
<b>Linearized Performance Evaluation of Polar Transmitter for EDGE.....</b>	<b>170</b>
<i>Yonghui Huang, Torben Larsen</i>	
<b>Impact of Polar Transmitter Imperfections on UTRA LTE Uplink Performance .....</b>	<b>174</b>
<i>Basuki E. Priyanto, Troels B. Sørensen, Ole K. Jensen, Torben Larsen, Troels Kolding, Preben Mogensen</i>	
<b>Statistical Analysis of Steady State Leakage Currents in Nano-CMOS Devices.....</b>	<b>178</b>
<i>Jawar Singh, Jimson Mathew, Saraju P. Mohanty, Dhiraj K. Pradhan</i>	

# Table of Contents

<b>0.18 <math>\mu\text{m}</math> CMOS RF Front-End Chipset for FM-UWB Based P-PAN Receivers .....</b>	<b>182</b>
<i>Tian Tong, Jan Hvolgaard Mikkelsen, Torben Larsen</i>	
<b>Fast Mode Decision for H.264 Based on Correlation between Macroblocks.....</b>	<b>186</b>
<i>Bin Zhan, Baochun Hou, Reza Sotudeh</i>	
<b>Design of a Fourth-Order Continuous-Time Filter for UWB Receivers .....</b>	<b>190</b>
<i>Xi Zhu, James Moritz, Yichuang Sun</i>	
<b>Translating Behavioral VHDL for Emulation .....</b>	<b>194</b>
<i>Peeter Ellervee, Uljana Reinsalu, Anton Arhipov</i>	
<b>Numerical Analysis of Finite Word Length Effects in a Multirate Filter System.....</b>	<b>198</b>
<i>Martin Lindberg, Andreas Popp</i>	
<b>Soft-Error induced System-Failure Rate Analysis in an SoC.....</b>	<b>202</b>
<i>Tony S. M, H. Mohammad, J. Mathew, D. K. Pradhan</i>	
<b>FPGA-Based CRAIMOT Basis Function Generator.....</b>	<b>206</b>
<i>Peteris Misans, Maris Terauds, Gatis Valters, Uldis Derums, Nauris Vasilevskis</i>	
<b>On-Chip Digitally Trimmable Voltage Reference .....</b>	<b>212</b>
<i>R.Spilka, M. Hirth, G. Hilber, T.Ostermann</i>	
<b>QCA-LG: A tool for the automatic layout generation of QCA combinational circuits.....</b>	<b>216</b>
<i>Tiago Teodosio, Leonel Sousa</i>	
<b>A Low Voltage High Precision CMOS Bandgap Reference.....</b>	<b>221</b>
<i>Xinpeng Xing, Zhihua Wang, Dongmei Li</i>	
<b>Asynchronous Design of Networks-on-Chip.....</b>	<b>225</b>
<i>Jens Sparsø</i>	