

*Proceedings*

---

# 26<sup>th</sup> IEEE VLSI Test Symposium

*San Diego, California  
27 April – 1 May 2008*



Los Alamitos, California  
Washington • Tokyo



# Table of Contents

## 26<sup>th</sup> IEEE VLSI Test Symposium VTS 2008

Foreword	xii
Conference Committees	xiii
Program Committee	xvi
Steering Committee	xvii
Reviewers	xviii
Acknowledgements	xx
Test Technology Technical Council (TTTC)	xxi
Test Technology Educational Program (TTEP) Tutorials	xxiv
Best Paper Awards	xxviii

### Sessions 1

#### Session 1A: Testing for High Speed Communication Systems

Low-Cost Test of Timing Mismatch Among Time-Interleaved A/D Converters in High-Speed Communication Systems	3
<i>Qingqi Dou and Jacob A. Abraham</i>	
Test Enabled Process Tuning for Adaptive Baseband OFDM Processor	9
<i>Muhammad Mudassar Nisar and Abhijit Chatterjee</i>	
Bit-Error Rate Estimation for Bang-Bang Clock and Data Recovery Circuit in High-Speed Serial Links	17
<i>Dongwoo Hong and Kwang-Ting(Tim) Cheng</i>	

#### Session 1B: Compaction for Testing

How Many Test Patterns are Useless?	23
<i>François-Fabien Ferhani, Nirmal R. Saxena, Edward J. McCluskey, and Phil Nigh</i>	
Constructing Augmented Multimode Compactors	29
<i>Emil Gizdarski</i>	
Increasing Output Compaction in Presence of Unknowns Using an X-Canceling MISR with Deterministic Observation	35
<i>Ritesh Garg, Richard Putman, and Nur A. Touba</i>	

#### IP Session 1C: Highways to Zero-Defects: Industrial Approaches

Organizer: <i>Ananta K. Majhi</i>	
Abstract	43

## Sessions 2

### Session 2A: ATE Data Volume and False/Acceptable Test Fails

Inconsistent Fail due to Limited Tester Timing Accuracy _____	47
<i>Intaik Park, Donghwi Lee, Erik Chmelar, and Edward J. McCluskey</i>	
A Regression Based Technique for ATE-Aware Test Data Volume Estimation of System-on-Chips _____	53
<i>Rajesh Tiwari, Abhijeet Shrivastava, Mahit Warhadpande, Srivaths Ravi, and Rubin Parekhji</i>	
Basing Acceptable Error-Tolerant Performance on Significance-Based Error-Rate (SBER) _____	59
<i>Zhaoliang Pan and Melvin A. Breuer</i>	

### Session 2B: Test and Diagnosis of Scan Chains

Diagnosis of Scan Clock Failure _____	67
<i>King Leong Lee, Nadir Z. Basturkmen, and Srikanth Venkataraman</i>	
An Efficient Scan Chain Diagnosis Method Using a New Symbolic Simulation _____	73
<i>Sunghoon Chun, Taejin Kim, Yongjoon Kim, and Sungho Kang</i>	
On the Detectability of Scan Chain Internal Faults — An Industrial Case Study _____	79
<i>Fan Yang, Sreejit Chakravarty, Narendra Devta-Prasanna, Sudhakar M Reddy, and Irith Pomeranz</i>	

### IP Session 2C: Device Degradation and Infant Mortality

<i>Organizer: James W. Tschanz</i>	
Abstract _____	85

## Sessions 3

### Session 3A: Memory Diagnosis and Repair

An SRAM Design-for-Diagnosis Solution Based on Write Driver Voltage Sensing _____	89
<i>A. Ney, P. Girard, S. Pravossoudovitch, A. Virazel, M. Bastian, and V. Gouin</i>	
An Efficient March-Based Three-Phase Fault Location and Full Diagnosis Algorithm for Realistic Two-Operation Dynamic Faults in Random Access Memories _____	95
<i>Gurgen Harutunyan, Valery Vardanian, and Yervant Zorian</i>	
Design and Analysis of a Self-Repairing SRAM with On-Chip Monitor and Compensation Circuitry _____	101
<i>Niladri Narayan Mojumder, Saibal Mukhopadhyay, Jae-Joon Kim, Ching-Te Chuang, and Kaushik Roy</i>	

### Special Session 3B: New Topic — Why Nanoscale Physics Favors Quantum Information and Why Computing is Possible in Spite of Quantum Uncertainty

<i>Organizer: Bernard Courtois</i>	
Abstract _____	107

### IP Session 3C: Automatic Test Development for Mixed-Signal/RF Circuits

<i>Organizer: Vladimir Zivkovic</i>	
Abstract _____	108

## Sessions 4

### Session 4A: Modeling and Testing for Nanometer CMOS

Gate-Oxide Early Life Failure Prediction _____	111
<i>Tze Wee Chen, Kyunglok Kim, Young Moon Kim, and Subhasish Mitra</i>	
Full Open Defects in Nanometric CMOS _____	119
<i>Daniel Arumí, Rosa Rodríguez-Montañés, Joan Figueras, Stefan Eichenberger, Camelia Hora, and Bram Kruseman</i>	
Signature Rollback — A Technique for Testing Robust Circuits _____	125
<i>Uranmandakh Amgalan, Christian Hachmann, Sybille Hellebrand, and Hans-Joachim Wunderlich</i>	

### Session 4B: Low Power Scan Testing

Bounded Adjacent Fill for Low Capture Power Scan Testing _____	131
<i>Anshuman Chandra and Rohit Kapur</i>	
Reducing Scan Shift Power at RTL _____	139
<i>Elif Alpaslan, Yu Huang, Xijiang Lin, Wu-Tung Cheng, and Jennifer Dworak</i>	
Scan-Chain Reordering for Minimizing Scan-Shift Power Based on Non-Specified Test Cubes _____	147
<i>Yu-Ze Wu and Mango C.-T. Chao</i>	

### IP Session 4C: Bridging Pre-Silicon Verification and Post-Silicon Validation and Debug

<i>Organizers: Nicola Nicolici and Erik-Jan Marinissen</i>	
Abstract _____	155

## Sessions 5

### Special Session 5A: Embedded Tutorial - Robust Design: Techniques and Trends

<i>Organizer: Ming Zhang</i>	
Abstract _____	159

### Special Session 5B: Apprentice — VTS Edition

<i>Organizer: Kee Sup Kim</i>	
Abstract _____	160

## Sessions 6

### Session 6A: Testing of Analog Circuits

A Time-Domain Method for Pseudo-Spectral Characterization _____	163
<i>Apurva Mishra and Mani Soma</i>	
A Built-In TFT Array Charge-Sensing Technique for System-on-Panel Displays _____	169
<i>Chen-Wei Lin and Jiun-Lang Huang</i>	
Fast Accurate Tests for Multi-Carrier Transceiver Specifications: EVM and Noise _____	175
<i>Rajarajan Senguttuvan, Soumendu Bhattacharya, and Abhijit Chatterjee</i>	

## Session 6B: ATPG I

Automatic Test Pattern Generation for Interconnect Open Defects _____ <i>Stefan Spinner, Iliia Polian, Piet Engelke, Bernd Becker, Martin Keim, and Wu-Tung Cheng</i>	181
On the Relaxation of $n$ -Detect Test Sets _____ <i>Stelios Neophytou and Maria K. Michael</i>	187
Test-Pattern Ordering for Wafer-Level Test-During-Burn-In _____ <i>Sudarshan Bahukudumbi and Krishnendu Chakrabarty</i>	193

## IP Session 6C: Post-Silicon Validation: Current Practices and New Challenges for the Testing Community

<i>Organizer: Sandeep Gupta</i>	
Abstract _____	199

## Sessions 7

### Session 7A: Testing of RF Circuits

Low Cost RF Receiver Parameter Measurement with On-Chip Amplitude Detectors _____ <i>Chaoming Zhang, Ranjit Gharpurey, and Jacob A. Abraham</i>	203
Single-Measurement Diagnostic Test Method for Parametric Faults of I/Q Modulating RF Transceivers _____ <i>Erdem Serkan Erdogan and Sule Ozev</i>	209
ACT: Adaptive Calibration Test for Performance Enhancement and Increased Testability of Wireless RF Front-Ends _____ <i>Vishwanath Natarajan, Rajarajan Senguttuvan, Shreyas Sen, and Abhijit Chatterjee</i>	215

### Session 7B: Testing of Transition Faults and Small Delay Defects

Synthesis for Broadside Testability of Transition Faults _____ <i>Irith Pomeranz and Sudhakar M. Reddy</i>	221
LS-TDF: Low-Switching Transition Delay Fault Pattern Generation _____ <i>Jeremy Lee and Mohammad Tehranipoor</i>	227
Test-Pattern Grading and Pattern Selection for Small-Delay Defects _____ <i>Mahmut Yilmaz, Krishnendu Chakrabarty, and Mohammad Tehranipoor</i>	233

### IP Session 7C: Design for Yield and Manufacturability

<i>Organizer: Samvel Shoukourian</i>	
Abstract _____	240

## Sessions 8

### Session 8A: Delay Test and Measurement

Dynamic Compaction for High Quality Delay Test _____	243
<i>Zheng Wang and D.M.H. Walker</i>	
An All-Digital High-Precision Built-In Delay Time Measurement Circuit _____	249
<i>Ming-Chien Tsai, Ching-Hwa Cheng, and Chiou-Mao Yang</i>	
Error Sequence Analysis _____	255
<i>Jaekwang Lee, Intaik Park, and Edward J. McCluskey</i>	

### Session 8B: Testing and Error Tolerance for Emergent Technology Circuits

QBIST: Quantum Built-in Self-Test for any Boolean Circuit _____	261
<i>Yao-Hsin Chou, Sy-Yen Kuo, and I-Ming Tsai</i>	
A Statistical Approach to Characterizing and Testing Functionalized Nanowires _____	267
<i>James Dardig, Haralampos-G Stratigopoulos, Eric Stern, Mark Reed, and Yiorgos Makris</i>	
A Metric for Assessing the Error Tolerance of Tile Sets for Punctured DNA Self-Assemblies _____	275
<i>Masoud Hashempour, Zahra Mashreghian Arani, and Fabrizio Lombardi</i>	

### IP Session 8C: STIL Utilization in Practice

Organizer: <i>Kazumi Hatayama</i>	
Abstract _____	283

## Sessions 9

### Special Session 9A: Hot Topic: Yield Management and DPPM Reduction

Organizer: <i>Peter Ehlig</i>	
Abstract _____	287

### Special Session 9B: Embedded Tutorial: Nanoelectronics - What Next? From Moore's Law to Feynman's Vision

Organizers: <i>Samiha Mourad and Yervant Zorian</i>	
Abstract _____	288

### Special Session 9C: TTTC 2008 Best Doctoral Thesis Contest

Organizer: <i>Yiorgos Makris</i>	
Abstract _____	289

## Sessions 10

### Session 10A: Testing of Mixed Signal Circuits

Efficient Loopback Test for Aperture Jitter in Embedded Mixed-Signal Circuits _____	293
<i>Byoungho Kim, Nash Khouzam, and Jacob A. Abraham</i>	
Test Compaction for Mixed-Signal Circuits Using Pass-Fail Test Data _____	299
<i>Sounil Biswas and R.D. (Shawn) Blanton</i>	
Parallel Loopback Test of Mixed-Signal Circuits _____	309
<i>Joonsung Park, Hongjoong Shin, and Jacob A. Abraham</i>	

## Session 10B: ATPG II

Expanded Definition of Functional Operation Conditions and its Effects on the Computation of Functional Broadside Tests _____	317
<i>Irith Pomeranz and Sudhakar M. Reddy</i>	
A Novel ATPG Framework to Detect Weight Related Defects in Threshold Logic Gates _____	323
<i>Manoj Kumar Goparaju and Spyros Tragoudas</i>	
Fault Nodes in Implication Graph for Equivalence/Dominance Collapsing, and Identifying Untestable and Independent Faults _____	329
<i>Rajamani Sethuram, Michael L. Bushnell, and Vishwani D. Agrawal</i>	

## IP Session 10C: Testing for Complex Failure Mechanisms and Process Variations of Memories

Organizer: Mohamed Azimane	
Abstract _____	336

## Sessions 11

### Session 11A: Debug and Diagnosis

Fast Measurement of the “Non-Deterministic Zone” in Microprocessor Debug Using Maximum Likelihood Estimation _____	339
<i>Desta Tadesse, Iris Bahar, and Joel Grodstein</i>	
Expanding Trace Buffer Observation Window for In-System Silicon Debug through Selective Capture _____	345
<i>Joon-Sung Yang and Nur A. Touba</i>	
A General Failure Candidate Ranking Framework for Silicon Debug _____	352
<i>Chia-Chih Yen, Ten Lin, Hermes Lin, Kai Yang, Tayung Liu, and Yu-Chin Hsu</i>	

### Special Session 11B: Embedded Tutorial - A Survey of On-Chip Delay Measurement Techniques for Production Test — From Nano to Picoseconds

Organizer: Stephen Sunter	
Abstract _____	359

### IP Session 11C: New Emerging Practices for Semiconductor Test

Organizer: Paul Roddy	
Abstract _____	360

## Sessions 12

### Session 12A: Fault Tolerance

Algorithm Level Fault Tolerance: A Technique to Cope with Long Duration Transient Faults in Matrix Multiplication Algorithms _____	363
<i>Carlos Arthur Lang Lisboa, Luigi Carro, Costas Argyrides, and Dhiraj Kumar Pradhan</i>	
Low-Cost Highly-Robust Hardened Cells Using Blocking Feedback Transistors _____	371
<i>Michael Nicolaidis, Renaud Perez, and Dan Alexandrescu</i>	
Codeword Selection for Crosstalk Avoidance and Error Correction on Interconnects _____	377
<i>Ying Zhang, Huawei Li, Xiaowei Li, and Yu Hu</i>	

## **Session 12B: Testing of Path Delay Faults**

Multiple Coupling Effects Oriented Path Delay Test Generation _____	383
<i>Minjin Zhang, Huawei Li, and Xiaowei Li</i>	
A Novel SBST Generation Technique for Path-Delay Faults in Microprocessors Exploiting Gate- and RT-Level Descriptions _____	389
<i>K. Christou, M.K. Michael, P. Bernardi, M. Grosso, E. Sanchez, and M. Sonza Reorda</i>	
An Industrial Case Study of Sticky Path-Delay Faults _____	395
<i>I-De Huang, Yi-Shing Chang, Sandeep K. Gupta, and Sreejit Chakravarty</i>	

## **IP Session 12C: Fault Localization Practices and Challenges**

<i>Organizer: Sarveswara Tammali</i>	
Abstract _____	403

## **Sessions 13**

### **Special Session 13A: Panel: Mitigating Reliability, Yield and Power Issues in Nano-CMOS: Design Problem or EDA Problem?**

<i>Organizer: Michael Nicolaidis</i>	
Abstract _____	407

### **Special Session 13B: Hot Topic: Biomedical Devices — New Test Challenges**

<i>Organizer: Bozena Kaminska</i>	
Abstract _____	408

### **Special Session 13C: Panel: Is Ubiquitous RF at Odds with Test?**

<i>Organizer: Ajay Khoche</i>	
Abstract _____	409

<b>Author Index</b> _____	411
---------------------------	-----