


2008 IEEE
International Conference on
Microelectronic Test Structures



Conference Proceedings
March 24-27
The University of Edinburgh, UK

TABLE OF CONTENTS

Tuesday, March 25

SESSION 1: Matching I – Characterisation

- 1.1 – Operational Amplifier Based Test Structure For Transistor Threshold Voltage Variation.....3**
Brian L. Ji, Dale J. Pearson, Isaac Lauer, Franco Stellari, David J. Frank, Leland Chang, and Mark B. Ketchen
IBM T.J. Watson Research Center, NY, USA
- 1.2 – A Study of Variation in Characteristics and Subthreshold Humps for 65-nm SRAM Using Newly Developed SRAM Cell Array Test Structure 8**
A. Mizumura¹, T. Suzuki¹, T. Arima², H. Maeda², and H. Ammo¹
¹*Semiconductor Technology Development Division, Sony Corp.* ²*Sony LSI Design Incorporated, Kanagawa, Japan*
- 1.3 – Mismatch Characterization of a High Precision Resistor Array Test Structure 11**
Weidong Tian, Philipp Steinmann, Eric Beach, Imran Khan and Praful Madhani
Texas Instruments Inc. USA
- 1.4 – Rapid Characterization of Parametric Distributions Using a Multi-meter .. 17**
Jerry Hayes, Kanak Agarwal, Sani Nassif
IBM Austin Research Labs, TX, USA

SESSION 2: Resistivity

- 2.1 – Beyond van der Pauw: Sheet Resistance Determination of Arbitrarily Shaped Planar Four-Terminal Devices with Extended Contacts23**
Martin Cornils and Oliver Paul
Department of Microsystems Engineering (IMTEK), University of Freiburg, Germany
- 2.2 – Investigation of Electrical and Optical CD Measurement Techniques for the Characterisation of On-Mask GHOST Proximity Corrected Features 29**
A. Tsiamis¹, S. Smith¹, M. McCallum², A.C. Hourd³, O. Toublan⁴, J.T.M. Stevenson¹ and A.J. Walton¹
¹*The University of Edinburgh,* ²*Nikon Precision Europe GmbH,* ³*Compugraphics International Ltd., UK* ⁴*Mentor Graphics Ltd., France*

2.3 – Comparison of Measurement Techniques for Advanced Photomask Metrology 35
 S. Smith¹, A. Tsiamis¹, M. McCallum², A.C. Hourd³, J.T.M. Stevenson¹, A.J. Walton¹, R.G. Dixon⁴, R.A. Allen⁴, J.E. Potzick⁴, M.W. Cresswell⁴ and N.G. Orji⁴
¹The University of Edinburgh, ²Nikon Precision Europe GmbH, ³Compugraphics International Ltd., ⁴National Institute of Standards and Technology

SESSION 3: Yield and Reliability I

3.1 – Electromigration : from package to wafer level thanks to a heating coil structure 43
 C. Chappaz, P. Waltz, L. Castellon
STMicroelectronics, Crolles CEDEX, France

3.2 – Life condition monitoring on smart power devices using a sequence of current and charge-based capacitance measurements 46
 Zhenqiu Ning¹, Erwin de Vylder¹, Filip Bauwens¹, Basil Vlachakis¹, H-X Delecourt¹, Renaud Gillon¹, Patrick Van Torre² and Dan Hegsted¹
¹AMI Semiconductor Belgium bvba, Belgium, ²Hogeschool Gent, Belgium

3.3 – Mixed Test Structure for Process Variation and Hard Defect Detection 52
 F. Rigaud^{1,2}, J.M. Portal¹, H. Aziza¹, D. Née², J. Vast², F. Argoud², B. Borot³
¹L2MP - Laboratoire Matériaux et Microélectronique de Provence, ²STMicroelectronics, Rousset, ³STMicroelectronics, Crolles, France

3.4 – Short-flow Test Chip Utilizing Fast Testing for Defect Density Monitoring in 45nm 56
 Muthu Karthikeyan¹, William Cote¹, Louis Medina¹, Ernesto Shiling¹, Arthur Gasasira¹, Amy Henning¹, William Ferrante¹, Mark Craig², and Thomas Merbeth³
¹IBM Systems and Technology Group, NY, USA, ²AMD Austin, TX, USA, ³AMD Saxony, Dresden, Germany

SESSION 4: Poster Presentations

4.1 – Conduit Diffusion of Dopants in Tungsten Silicide Layers 65
 S. Liao, M. Bain, P. Baine, D.W. McNeill, B.M. Armstrong and H.S. Gamble
Queen's University of Belfast, UK

4.2 – A Novel High Speed Automatic Layout System to Place and Route Test Structures for Parametric Test Capability	71
Andrew J. West ¹ , Samrat Mondal ² , Devjyoti Patra ² , Kalyan Goswami ² and Shamik Sural ²	
¹ <i>National Semiconductor Corp, Santa Clara, CA, USA, </i> ² <i>Indian Institute of Technology, Kharagpur, India</i>	
4.3 – A Test Structure for Channel Length Engineering of NAND Gates in Standard Cell Library	76
T. Matsuda ¹ , Y. Sugiyama ¹ , J. Takakuwa ¹ , H. Iwata ¹ , T. Ohzone ²	
¹ <i>Department of Information Systems Engineering, Toyama Prefectural University, </i> ² <i>Dawn Enterprise, Japan</i>	
4.4 – Test Structure for Characterising Low Voltage Coplanar EWOD System ...	80
Yifan Li ¹ , Yoshio Mita ^{1,2} , Les Haworth ¹ , William Parkes ¹ , Masanori Kubota ² , Anthony Walton ¹	
¹ <i>University of Edinburgh, UK, </i> ² <i>University of Tokyo, Japan</i>	
4.5 – Measurement of the MOSFET Drain Current Variation Under High Gate Voltage	86
Tetsuo Chagawa ¹ , Kazuo Terada ¹ , Jianyu Xiang ¹ , Katsuhiko Tsuji ¹ , Takaaki Tsunomura ² and Akio Nishida ²	
¹ <i>Faculty of Information Sciences, Hiroshima City University, Japan, </i> ² <i>MIRAI-Selete, Tsukuba, Japan</i>	
4.6 – Spacing Impact on MOSFET Mismatch	90
A. Cathignol ^{1,3} , S. Mennillo ² , S. Bordez ¹ , L. Vendrame ² , G. Ghibaudo ³	
¹ <i>STMicroelectronics, Crolles, France, </i> ² <i>STMicroelectronics, Advanced R&D, Italy, </i> ³ <i>IMEP, Minatec, Grenoble, France</i>	
4.7 – Highly Automated Test Chip Layout and Test Plan Development for Parametric Electrical Test	96
Ann Gabrys, Wendy Greig, Andrew J. West, Philipp Lindorfer, and William French	
<i>National Semiconductor Corp., Santa Clara, CA, USA</i>	
4.8 – Circular Geometry MOS Transistor Analysis of SOI Substrates for High Energy Physics Particle Detectors	101
S.L. Suder ¹ , F.H. Ruddell ¹ , J.H. Montgomery ¹ , B.M. Armstrong ¹ , H.S. Gamble ¹ , G. Casse ² , T. Bowcock ² , P.P. Allport ²	
¹ <i>Northern Ireland Semiconductor Research Centre, Queen's University Belfast, UK, </i> ² <i>Liverpool Detector Centre, University of Liverpool, UK</i>	

SESSION 5: 3D Integration

5.1 – Prediction of Stress-Induced Characteristics Changes for Small-scale Analog IC 107
Naohiro Ueda, Eri Nishiyama, Hideyuki Aota, Hirobumi Watanabe
Electronic Devices Company, Ricoh Co. Ltd., Japan

5.2 – Test Structures for the Measurement and Optimisation of Bond Strength for Anodic Bonding of Glass to Dielectric Thin Films 111
G. Cummins, H. Lin and A.J. Walton
The University of Edinburgh, UK

5.3 – Test Structures For The Evaluation Of 3D Chip Interconnection Schemes 117
A. Mathewson^{1,2}, J. Brun², R. Franiatte², A. Nowodzinski², R. Ancient², N. Sillon², F. Depoutot³ and B. Dubois-Bonvalot³
¹*Tyndall National Institute, Cork, Ireland,* ²*CEA-Leti-Minatec, Grenoble,* ³*Hardware Research Group, Gemalto, Grenoble, France*

5.4 – An Evaluation of Test Structures for Measuring the Contact Resistance of 3-D Bonded Interconnects 123
H. Lin, S. Smith, J.T.M. Stevenson, A.M. Gundlach, C.C. Dunare, and A.J. Walton
The University of Edinburgh, UK

SESSION 6: Yield and Reliability II

6.1 – High Density Test Structure Array for Accurate Detection and Localization of Soft Fails 131
Christopher Hess¹, Michele Squcciarini¹, Shia Yu¹, Jonathan Burrows¹, Jianjun Cheng², Ron Lindley², Andrew Swimmer², Steven Winters²
¹*PDF Solutions Inc., San Jose, USA,* ²*PDF Solutions Inc., San Diego, USA*

6.2 – New method for non destructive snap-back characterization in multifinger power MOSFETs 137
François Dieudonné¹, Aurore Constant², Julien Rosa¹, Benoit Gautheron¹, Jean-François Revel¹
¹*STMicroelectronics, Crolles, France,* ²*SID/CNM, Bellaterra, Spain*

6.3 – Test Circuit for Measuring Pulse Widths of Single-Event Transients Causing Soft Errors	142
Balaji Narasimham, Matthew J. Gadlage, Bharat L. Bhuva, Ronald D. Schrimpf, Lloyd W. Massengill, W. Timothy Holman, Arthur F. Witulski, Kenneth F. Galloway	
<i>Vanderbilt University, Nashville, TN 37235, USA</i>	
6.4 – CMOS Latch Metastability Characterization at the 65-nm-Technology Node	147
Manjul Bhushan ¹ , Mark B. Ketchen ² and Koushik K. Das ²	
190 ¹ <i>IBM Systems and Technology Group, NY, USA, </i> ² <i>IBM Research, T.J. Watson Research Center, NY, USA</i>	

SESSION 7: MOS Modeling and Characterisation

7.1 – Characterization of MOSFETs Intrinsic Performance using the In-Wafer Advanced Kelvin-Contact Device Structure for High Performance CMOS LSIs.....	155
R. Kuroda ¹ , A. Teramoto ² , T. Komuro ³ , W. Cheng ² , S. Watabe ¹ , C.F. Tye ¹ , S. Sugawa ¹ and T. Ohmi ²	
¹ <i>Graduate School of Engineering, Tohoku University, </i> ² <i>New Industry Creation Hatchery Center, Tohoku University, </i> ³ <i>Agilent Technologies International Japan Ltd.</i>	
7.2 – New Y-function-based methodology for accurate extraction of electrical parameters on nano-scaled MOSFETs.....	160
Dominique Fleury ^{1,2} , Antoine Cros ¹ , Hugues Brut ¹ , Gérard Ghibaudo ²	
¹ <i>STMicroelectronics, Crolles, </i> ² <i>IMEP, Grenoble, France</i>	
7.3 – A Novel Biasing Technique for Addressable Parametric Arrays	166
Brad Smith ¹ , Uma Annamalai ² , Alexandre Arriordaz ¹ , Venkat Kolagunta ¹ , Jeff Schmidt ¹ and Mehul Shroff ¹	
¹ <i>Freescale Semiconductor, Austin, TX, </i> ² <i>University of Arkansas, AR, USA</i>	

SESSION 8: RF

8.1 – 2.6GHz RF Inductive Power Delivery for Contactless On-Wafer Characterization.....	175
Jonathan Tompson, Adam Dolin, and Peter Kinget	
<i>Department of Electrical Engineering, Columbia University, NY, USA</i>	

- 8.2 – Advanced Test Structure Design for Dielectric Characterisation of Novel High-K Materials** 180
 John A. O’Sullivan¹, Wenbin Chen², Kevin G. McCarthy¹ and Gabriel M. Crean¹
¹*Department of Electrical and Electronic Engineering, University College Cork, Ireland,*
²*Tyndall National Institute, Ireland*
- 8.3 – Characterization of T-Shape Terminal Impedances of Differential Short Stubs in Advanced CMOS Technology** 185
 Chiaki Inui and Minoru Fujishima
University of Tokyo, Japan
- 8.4 – Identifying dielectric and resistive electrode losses in high-density capacitors at radio frequencies** 190
 M.P.J. Tiggelman¹, K. Reimann², J. Liu², M. Klee³, W. Keur³, R. Mauczock³, J. Schmitz¹
 and R.J.E. Huetting¹
¹*MESA+ Research Institute for Nanotechnology, University of Twente,* ²*NXP Semiconductors,* ³*Philips Research, The Netherlands*

SESSION 9: Interconnect

- 9.1 – A Study of Cross-Bridge Kelvin Resistor Structures for Reliable Measurement of Low Contact Resistances** 199
 N. Stavitski¹, J.H. Klootwijk², H.W. van Zeijl³, A.Y. Kovalgin¹ and R.A.M. Wolters^{1,4}
¹*MESA+ Institute for Nanotechnology, University of Twente,* ²*Philips Research,* ³*DIMES, Delft University of Technology,* ⁴*NXP Research Eindhoven, The Netherlands*
- 9.2 – Comb Capacitor Structures for Measurement of a Post-processed Layer** ... 205
 D. Roy¹, J.H. Klootwijk², N.A.M. Verhaegh¹, H.H.A.J. Roosen², and R.A.M. Wolters¹
¹*NXP Semiconductors,* ²*Philips Research, The Netherlands*
- 9.3 – Test structure for characterizing metal thickness in damascene CMP technology** 210
 Alain Toffoli, Sylvain Maitrejean, Jean Duport de Pontcharra, Francois de Crecy, David Bouchu, Lucile Arnaud, Fabien Boulanger
CEA-LETI, Grenoble Cedex, France
- 9.4 – Test Structure Definition for Dummy Metal Filling Strategy Dedicated to Advanced Integrated RF Inductors** 214
 Carine Pastore^{1,2}, Frédéric Giancesello¹, Daniel Gloria¹, Emmanuelle Serret¹, Phillippe Benech²
¹*STMicroelectronics, Crolles,* ²*IMEP, Grenoble Cedex, France*

SESSION 10: Matching II – Mechanisms

- 10.1 – Fully considered layout variation analysis and compact modeling of MOSFETs and its application to circuit simulation 223**
Takuji Tanaka¹, Akira Satoh², Mitsuru Yamaji¹, Osamu Yamasaki¹, Hiroshi Suzuki², Tsuyoshi Sakata¹, Yoshio Inoue³, Masaru Ito¹, Seiichiro Yamaguchi¹ and Hiroshi Arimoto¹
¹*FUJITSU Ltd.*, ²*FUJITSU Laboratories Ltd.*, ³*FUJITSU VSLI Ltd. Tokyo, Japan*,
- 10.2 – On-Mask Mismatch Resistor Structures for the Characterisation of Maskmaking Capability 228**
S. Smith¹, A. Tsiamis¹, M. McCallum², A.C. Hourd³, J.T.M. Stevenson¹, A.J. Walton¹ and S. Enderling¹
¹*The University of Edinburgh*, ²*Nikon Precision Europe GmbH*, ³*Compugraphics International Ltd., UK*
- 10.3 – Physics and Modeling of Transistor Matching Degradation under Matched External Stress 233**
Xiaoju Wu, Zhenwu Chen, Praful Madhani
Analog Technology Development, Texas Instruments, TX, USA
- 10.4 – Influence of STI stress on drain current matching in advanced CMOS . . . 238**
Nicole Wils¹, Hans Tuinhout¹, Maurice Meijer² ¹*NXP-TSMC Research Center*, ²*NXP Semiconductor Research, The Netherlands*