


**2008 IEEE
International Conference on
Microelectronic Test Structures**



**Conference Proceedings
March 24-27
The University of Edinburgh, UK**

TABLE OF CONTENTS

Tuesday, March 25

SESSION 1: Matching I – Characterisation

1.1 – Operational Amplifier Based Test Structure For Transistor Threshold Voltage Variation.....	3
Brian L. Ji, Dale J. Pearson, Isaac Lauer, Franco Stellari, David J. Frank, Leland Chang, and Mark B. Ketchen	
<i>IBM T.J. Watson Research Center, NY, USA</i>	
1.2 – A Study of Variation in Characteristics and Subthreshold Humps for 65-nm SRAM Using Newly Developed SRAM Cell Array Test Structure	8
A. Mizumura ¹ , T. Suzuki ¹ , T. Arima ² , H. Maeda ² , and H. Ammo ¹	
¹ Semiconductor Technology Development Division, Sony Corp. ² Sony LSI Design Incorporated, Kanagawa, Japan	
1.3 – Mismatch Characterization of a High Precision Resistor Array Test Structure	11
Weidong Tian, Philipp Steinmann, Eric Beach, Imran Khan and Praful Madhani	
<i>Texas Instruments Inc. USA</i>	
1.4 – Rapid Characterization of Parametric Distributions Using a Multi-meter ..	17
Jerry Hayes, Kanak Agarwal, Sani Nassif	
<i>IBM Austin Research Labs, TX, USA</i>	

SESSION 2: Resistivity

2.1 – Beyond van der Pauw: Sheet Resistance Determination of Arbitrarily Shaped Planar Four-Terminal Devices with Extended Contacts.....	23
Martin Cornils and Oliver Paul	
<i>Department of Microsystems Engineering (IMTEK), University of Freiburg, Germany</i>	
2.2 – Investigation of Electrical and Optical CD Measurement Techniques for the Characterisation of On-Mask GHOST Proximity Corrected Features	29
A. Tsiamis ¹ , S. Smith ¹ , M. McCallum ² , A.C. Hourd ³ , O. Toublan ⁴ , J.T.M. Stevenson ¹ and A.J. Walton ¹	
¹ The University of Edinburgh, ² Nikon Precision Europe GmbH, ³ Compugraphics International Ltd., UK ⁴ Mentor Graphics Ltd., France	

2.3 – Comparison of Measurement Techniques for Advanced Photomask Metrology 35

S. Smith¹, A. Tsiamis¹, M. McCallum², A.C. Hourd³, J.T.M. Stevenson¹, A.J. Walton¹, R.G. Dixson⁴, R.A. Allen⁴, J.E. Potzick⁴, M.W. Cresswell⁴ and N.G. Orji⁴

¹The University of Edinburgh, ²Nikon Precision Europe GmbH, ³Compugraphics International Ltd., ⁴National Institute of Standards and Technology

SESSION 3: Yield and Reliability I

3.1 – Electromigration : from package to wafer level thanks to a heating coil structure 43

C. Chappaz, P. Waltz, L. Castellon

STMicroelectronics, Crolles CEDEX, France

3.2 – Life condition monitoring on smart power devices using a sequence of current and charge-based capacitance measurements 46

Zhenqiu Ning¹, Erwin de Vylder¹, Filip Bauwens¹, Basil Vlachakis¹, H-X Delecourt¹, Renaud Gillon¹, Patrick Van Torre² and Dan Hegsted¹

¹AMI Semiconductor Belgium bvba, Belgium, ²Hogeschool Gent, Belgium

3.3 – Mixed Test Structure for Process Variation and Hard Defect Detection 52

F. Rigaud^{1,2}, J.M. Portal¹, H. Aziza¹, D. Née², J. Vast², F. Argoud², B. Borot³

¹L2MP - Laboratoire Matériaux et Microélectronique de Provence, ²STMicroelectronics, Rousset, ³STMicroelectronics, Crolles, France

3.4 – Short-flow Test Chip Utilizing Fast Testing for Defect Density Monitoring in 45nm 56

Muthu Karthikeyan¹, William Cote¹, Louis Medina¹, Ernesto Shiling¹, Arthur Gasasira¹, Amy Henning¹, William Ferrante¹, Mark Craig², and Thomas Merbeth³

¹IBM Systems and Technology Group, NY, USA, ²AMD Austin, TX, USA, ³AMD Saxony, Dresden, Germany

SESSION 4: Poster Presentations

4.1 – Conduit Diffusion of Dopants in Tungsten Silicide Layers 65

S. Liao, M. Bain, P. Baine, D.W. McNeill, B.M. Armstrong and H.S. Gamble

Queen's University of Belfast, UK

4.2 – A Novel High Speed Automatic Layout System to Place and Route Test Structures for Parametric Test Capability	71
Andrew J. West ¹ , Samrat Mondal ² , Devjyoti Patra ² , Kalyan Goswami ² and Shamik Sural ²	
<i>¹National Semiconductor Corp, Santa Clara, CA, USA, ²Indian Institute of Technology, Kharagpur, India</i>	
4.3 – A Test Structure for Channel Length Engineering of NAND Gates in Standard Cell Library	76
T. Matsuda ¹ , Y. Sugiyama ¹ , J. Takakuwa ¹ , H. Iwata ¹ , T. Ohzone ²	
<i>¹Department of Information Systems Engineering, Toyama Prefectural University, ²Dawn Enterprise, Japan</i>	
4.4 – Test Structure for Characterising Low Voltage Coplanar EWOD System ...	80
Yifan Li ¹ , Yoshio Mita ^{1,2} , Les Haworth ¹ , William Parkes ¹ , Masanori Kubota ² , Anthony Walton ¹	
<i>¹University of Edinburgh, UK, ²University of Tokyo, Japan</i>	
4.5 – Measurement of the MOSFET Drain Current Variation Under High Gate Voltage	86
Tetsuo Chagawa ¹ , Kazuo Terada ¹ , Jianyu Xiang ¹ , Katsuhiro Tsuji ¹ , Takaaki Tsunomura ² and Akio Nishida ²	
<i>¹Faculty of Information Sciences, Hiroshima City University, Japan, ²MIRAI-Selecte, Tsukuba, Japan</i>	
4.6 – Spacing Impact on MOSFET Mismatch.....	90
A. Cathignol ^{1,3} , S. Mennillo ² , S. Bordez ¹ , L. Vendrame ² , G. Ghibaudo ³	
<i>¹STMicroelectronics, Crolles, France, ²STMicroelectronics, Advanced R&D, Italy, ³IMEP, Minatec, Grenoble, France</i>	
4.7 – Highly Automated Test Chip Layout and Test Plan Development for Parametric Electrical Test	96
Ann Gabrys, Wendy Greig, Andrew J. West, Philipp Lindorfer, and William French	
<i>National Semiconductor Corp., Santa Clara, CA, USA</i>	
4.8 – Circular Geometry MOS Transistor Analysis of SOI Substrates for High Energy Physics Particle Detectors	101
S.L. Suder ¹ , F.H. Ruddell ¹ , J.H. Montgomery ¹ , B.M. Armstrong ¹ , H.S. Gamble ¹ , G. Casse ² , T. Bowcock ² , P.P. Allport ²	
<i>¹Northern Ireland Semiconductor Research Centre, Queen's University Belfast, UK, ²Liverpool Detector Centre, University of Liverpool, UK</i>	

SESSION 5: 3D Integration

5.1 – Prediction of Stress-Induced Characteristics Changes for Small-scale Analog IC	107
Naohiro Ueda, Eri Nishiyama, Hideyuki Aota, Hiromu Watanabe	
<i>Electronic Devices Company, Ricoh Co. Ltd., Japan</i>	
5.2 – Test Structures for the Measurement and Optimisation of Bond Strength for Anodic Bonding of Glass to Dielectric Thin Films.....	111
G. Cummins, H. Lin and A.J. Walton	
<i>The University of Edinburgh, UK</i>	
5.3 – Test Structures For The Evaluation Of 3D Chip Interconnection Schemes	117
A. Mathewson ^{1,2} , J. Brun ² , R. Franiatte ² , A. Nowodzinski ² , R. Ancient ² , N. Sillon ² , F. Depoutot ³ and B. Dubois-Bonvalot ³	
¹ <i>Tyndall National Institute, Cork, Ireland</i> , ² <i>CEA-Leti-Minatec, Grenoble</i> , ³ <i>Hardware Research Group, Gemalto, Grenoble, France</i>	
5.4 – An Evaluation of Test Structures for Measuring the Contact Resistance of 3-D Bonded Interconnects.....	123
H. Lin, S. Smith, J.T.M. Stevenson, A.M. Gundlach, C.C. Dunare, and A.J. Walton	
<i>The University of Edinburgh, UK</i>	

SESSION 6: Yield and Reliability II

6.1 – High Density Test Structure Array for Accurate Detection and Localization of Soft Fails	131
Christopher Hess ¹ , Michele Squicciarini ¹ , Shia Yu ¹ , Jonathan Burrows ¹ , Jianjun Cheng ² , Ron Lindley ² , Andrew Swimmer ² , Steven Winters ²	
¹ <i>PDF Solutions Inc., San Jose, USA</i> , ² <i>PDF Solutions Inc., San Diego, USA</i>	
6.2 – New method for non destructive snap-back characterization in multifinger power MOSFETs.....	137
François Dieudonné ¹ , Aurore Constant ² , Julien Rosa ¹ , Benoit Gautheron ¹ , Jean-François Revel ¹	
¹ <i>STMicroelectronics, Crolles, France</i> , ² <i>SID/CNM, Bellaterra, Spain</i>	

6.3 – Test Circuit for Measuring Pulse Widths of Single-Event Transients Causing Soft Errors	142
Balaji Narasimham, Matthew J. Gadlage, Bharat L. Bhuva, Ronald D. Schrimpf, Lloyd W. Massengill, W. Timothy Holman, Arthur F. Witulski, Kenneth F. Galloway	
<i>Vanderbilt University, Nashville, TN 37235, USA</i>	

6.4 – CMOS Latch Metastability Characterization at the 65-nm-Technology Node	147
Manjul Bhushan ¹ , Mark B. Ketchen ² and Koushik K. Das ²	
<i>190¹IBM Systems and Technology Group, NY, USA, ²IBM Research, T.J. Watson Research Center, NY, USA</i>	

SESSION 7: MOS Modeling and Characterisation

7.1 – Characterization of MOSFETs Intrinsic Performance using the In-Wafer Advanced Kelvin-Contact Device Structure for High Performance CMOS LSIs.....	155
R. Kuroda ¹ , A. Teramoto ² , T. Komuro ³ , W. Cheng ² , S. Watabe ¹ , C.F. Tye ¹ , S. Sugawa ¹ and T. Ohmi ²	

¹*Graduate School of Engineering, Tohoku University*, ²*New Industry Creation Hatchery Center, Tohoku University*, ³*Agilent Technologies International Japan Ltd.*

7.2 – New Y-function-based methodology for accurate extraction of electrical parameters on nano-scaled MOSFETs.....	160
Dominique Fleury ^{1,2} , Antoine Cros ¹ , Hugues Brut ¹ , Gérard Ghibaudo ²	

¹*STMicroelectronics, Crolles*, ²*IMEP, Grenoble, France*

7.3 – A Novel Biasing Technique for Addressable Parametric Arrays	166
Brad Smith ¹ , Uma Annamalai ² , Alexandre Arriordaz ¹ , Venkat Kolagunta ¹ , Jeff Schmidt ¹ and Mehul Shroff ¹	

¹*Freescale Semiconductor, Austin, TX*, ²*University of Arkansas, AR, USA*

SESSION 8: RF

8.1 – 2.6GHz RF Inductive Power Delivery for Contactless On-Wafer Characterization.....	175
Jonathan Tompson, Adam Dolin, and Peter Kinget	
<i>Department of Electrical Engineering, Columbia University, NY, USA</i>	

8.2 – Advanced Test Structure Design for Dielectric Characterisation of Novel High-K Materials	180
John A. O’Sullivan ¹ , Wenbin Chen ² , Kevin G. McCarthy ¹ and Gabriel M. Crean ¹	
<i>¹Department of Electrical and Electronic Engineering, University College Cork, Ireland,</i>	
<i>²Tyndall National Institute, Ireland</i>	
8.3 – Characterization of T-Shape Terminal Impedances of Differential Short Stubs in Advanced CMOS Technology.....	185
Chiaki Inui and Minoru Fujishima	
<i>University of Tokyo, Japan</i>	
8.4 – Identifying dielectric and resistive electrode losses in high-density capacitors at radio frequencies.....	190
M.P.J. Tiggelman ¹ , K. Reimann ² , J. Liu ² , M. Kleo ³ , W. Keur ³ , R. Mauczock ³ , J. Schmitz ¹ and R.J.E. Hueting ¹	
<i>¹MESA+ Research Institute for Nanotechnology, University of Twente, ²NXP Semiconductors, ³Philips Research, The Netherlands</i>	

SESSION 9: Interconnect

9.1 – A Study of Cross-Bridge Kelvin Resistor Structures for Reliable Measurement of Low Contact Resistances	199
N. Stavitski ¹ , J.H. Klootwijk ² , H.W. van Zeijl ³ , A.Y. Kovalgin ¹ and R.A.M. Wolters ^{1,4}	
<i>¹MESA+ Institute for Nanotechnology, University of Twente, ²Philips Research, ³DIMES, Delft University of Technology, ⁴NXP Research Eindhoven, The Netherlands</i>	
9.2 – Comb Capacitor Structures for Measurement of a Post-processed Layer ...	205
D. Roy ¹ , J.H. Klootwijk ² , N.A.M. Verhaegh ¹ , H.H.A.J. Roosen ² , and R.A.M. Wolters ¹	
<i>¹NXP Semiconductors, ²Philips Research, The Netherlands</i>	
9.3 – Test structure for characterizing metal thickness in damascene CMP technology	210
Alain Toffoli, Sylvain Maitrejean, Jean Duport de Pontcharra, Francois de Crecy, David Bouchu, Lucile Arnaud, Fabien Boulanger	
<i>CEA-LETI, Grenoble Cedex, France</i>	
9.4 – Test Structure Definition for Dummy Metal Filling Strategy Dedicated to Advanced Integrated RF Inductors	214
Carine Pastore ^{1,2} , Frédéric Gianesello ¹ , Daniel Gloria ¹ , Emmanuelle Serret ¹ , Phillippe Benech ²	
<i>¹STMicroelectronics, Crolles, ²IMEP, Grenoble Cedex, France</i>	

SESSION 10: Matching II – Mechanisms

10.1 – Fully considered layout variation analysis and compact modeling of MOSFETs and its application to circuit simulation	223
Takuji Tanaka ¹ , Akira Satoh ² , Mitsuru Yamaji ¹ , Osamu Yamasaki ¹ , Hiroshi Suzuki ² , Tsuyoshi Sakata ¹ , Yoshio Inoue ³ , Masaru Ito ¹ , Seiichiro Yamaguchi ¹ and Hiroshi Arimoto ¹	
<i>¹FUJITSU Ltd., ²FUJITSU Laboratories Ltd., ³FUJITSU VSLI Ltd. Tokyo, Japan,</i>	
10.2 – On-Mask Mismatch Resistor Structures for the Characterisation of Maskmaking Capability	228
S. Smith ¹ , A. Tsiamis ¹ , M. McCallum ² , A.C. Hourd ³ , J.T.M. Stevenson ¹ , A.J. Walton ¹ and S. Enderling ¹	
<i>¹The University of Edinburgh, ²Nikon Precision Europe GmbH, ³Compugraphics International Ltd., UK</i>	
10.3 – Physics and Modeling of Transistor Matching Degradation under Matched External Stress	233
Xiaoju Wu, Zhenwu Chen, Praful Madhani	
<i>Analog Technology Development, Texas Instruments, TX, USA</i>	
10.4 – Influence of STI stress on drain current matching in advanced CMOS ...	238
Nicole Wils ¹ , Hans Tuinhout ¹ , Maurice Meijer ² <i>¹NXP-TSMC Research Center, ²NXP Semiconductor Research, The Netherlands</i>	