

ISSM 2006

Conference Proceedings

The Thirteenth International Symposium on
Semiconductor Manufacturing

September 25 – 27, 2006
Century Hyatt Tokyo
Tokyo, Japan

Sponsored by
The Japan Society of Applied Physics (JSAP)
IEEE Electron Devices Society
Semiconductor Equipment and Materials International (SEMI)

ISSM 2006 Program Schedule

The 1st day (Monday, September 25)

9:40	Opening Remarks	iii
	Hajime Sasaki, Chairman, ISSM Organizing Committee / NEC	
9:50	ISSM 2006	iv
	Michihiro Inoue, Chairman, ISSM Executive Committee/ Matsushita Electric Industry Co., Ltd.(Panasonic)	
	ISSM 2006 Program	v
	Kensuke Uriga, Chairman, ISSM Program Committee / Dura Systems	

Keynote Speech Session		Room: Century
	Chair: Nobuhiro Otsuka, Vice Chairman, ISSM Program Committee / Hitachi, Ltd.	
10:00	Conquering Process Variability: A Key Enabler for Profitable Manufacturing in Advanced Technology Nodes	xxiii
	Andrzej. Strojwas, Professor of Electrical and Computer Engineering, Carnegie Mellon Univ. Chief Technologist, PDF Solutions, Inc.	
10:50	Collaboration in the 21st Century: Driving Innovation and Differentiation	xxxiii
	Song Hwee Chia, President and Chief Executive Officer Chartered Semiconductor Manufacturing	
11:40	Lunch Time	

Oral Session		Room: Momoyama
<Yield Enhancement Methodology (YE)>		
13:00	YE-131 Watermark induced High Density Via failures in sub micron CMOS fabrication	3
	Alex Chew, Systems on Silicon Manufacturing Co. Ptd. Ltd.	
13:20	YE-198 In Situ Particle Monitors: The Next Level of Yield Control for Critical Processes	7
	Ray Burghard, INFICON, Inc.	
13:40	YE-153 Voltage Contrast Enhance for Gate Leak Failure Detected by Electron Beam Inspection	11
	Katsuhiko Fujiyoshi, Renesas Technology Corp.	
14:00	YE-126 Method of Minimizing Inspection Cost by Making Use of Programmed Defect Array	15
	Takahide Hayano, Spansion Inc.	
14:20	Authors' Interview Hours/Coffee Break	
14:40	YE-197 Failure Mode Detection and Process Optimization for 65 nm CMOS Technology	18
	Jeffrey R. D. DeBord, Texas Instruments Inc.	
15:00	YE-200 Electrical Defect Density Test Structures for DFM in the Sub-wavelength Lithography Regime with Copper Metallization	22
	Julie Segal, Spansion	
15:20	YE-211 An Addressable Test Structure for Geometrical Design Rules Characterization	25
	Hung-Jen Lin, Spansion	
15:40	YE-217 Sample Efficient Regression Trees (SERT) for Yield Loss Analysis	29
	Argon Chen, National Taiwan University	
16:00	Authors' Interview Hours/Coffee Break	

<Environment, Safety and Health (ES)>

16:20	ES-069	Analysis and Risk Communication of 20 Years of Exposure Monitoring of Photolithography Solvents from all Intel Fabs35 Harry A. Hunsaker, Intel Corp.
16:40	ES-122	Application of Atmospheric Plasma Abatement System for Exhausted Gas from MEMS Etching Process39 Kenji Hattori, Taiyo Nippon Sanso Corp.
17:00		Authors' Interview Hours/Coffee Break

Oral Session

Room: Century B

<Manufacturing Control and Execution (MC)>

13:00	MC-221	Development of a Platform for Collaborative Engineering Data Flow between Design and Manufacturing45 Hiroyuki Morinaga, Toshiba Corp.
13:20	MC-092	Risk Based Capacity Planning Method for Semiconductor Fab with Queue Time Constraints49 Akira Ono, Renesas Technology Corp.
13:40	MC-231	Priority X-Factor Modeling for Differentiated Manufacturing Service Planning53 Shi-Chung Chang, National Taiwan University
14:00	MC-080	300mm Time Constrained Queue Loop Management57 David L. Van Sickle, Intel Corp.
14:20		Authors' Interview Hours/Coffee Break
14:40	MC-094	A Dynamic Method for Optimal WIP Allocation and Control in a Semiconductor Manufacturing System61 Chih Ming Liu, National Tsing Hua University
15:00	MC-093	Supply Chain Inventory Control in Semiconductor Manufacturing66 Ruey-Shan Guo, National Taiwan University
15:20	MC-060	Cycle Time Reduction Through Preventive Maintenance De-clustering70 Mike Tao Zhang, Intel Corp.
15:40	MC-117	Conveyer Belt Model to Analyze Cycle Time Conditions in a Semiconductor Manufacturing Line74 Toshikazu Inoue, Spansion Inc.
16:00		Authors' Interview Hours/Coffee Break
16:20	MC-179	Troubleshooting Tracks with Vibration Detection and Storage Technology78 Wahner, Lester J, Intel Corp.
16:40	MC-113	Increased Etch Chamber Productivity Through the Reduction of Unshceduled Wet Cleans82 Brent Ames, Metron Technology, Inc.
17:00	MC-048	Wire Bonder Mis-Process Reduction and Productivity Improvement Through Full Automation System: A Cross Regional Team Project85 Tay Chai Theam, Texas Instruments Inc.
17:20		Authors' Interview Hours/Coffee Break

Oral Session

Room: Crystal

<Process Control and Monitoring (PC) Part 1>

13:00	PC-176	The Future of CD Metrology91 John Allgair, International SEMATECH Manufacturing Initiative (ISMI)
-------	--------	---

13:20	PC-090	Gate CD Control Considering Variation of Gate and STI Structure95 Masaru Kurihara, Hitachi Ltd.	
13:40	PC-064	New Mechanism of LER Formation in Gate Process99 Atsushi Yabata, Miyagi Oki Electric Co.,Ltd	
14:00	PC-142	Development on the Highly Precise Detection System for the Abnormal Discharge at the Plasma Etching Equipment 103 Hiroto Ise, Renesas Technology	
14:20		Authors' Interview Hours/Coffee Break	
14:40	PC-215	Development of Monitoring Technology of Ion Implanter for Particle Detection 106 Satoshi Yasuda, Matsushita Electric Industrial Co., Ltd. (Panasonic)	
15:00	PC-209	Device-level APC in Ion Implantation for Analog Device 110 Takashi Kyuho, Toshiba Corp.	
15:20	PC-214	Fab-Wide Equipment Monitoring and FDC System 114 Shin-ichi Imai, Matsushita Electric Industrial Co., Ltd. (Panasonic)	
15:40	PC-049	Using a 'Z' Tool Controller for APC Applications 118 Eugene Smith, Cypress Semiconductor Inc.	
16:00		Authors' Interview Hours/Coffee Break	
16:20	PC-083	Improvement of photolithography process by 2nd Generation Data Mining 122 Hidetaka Tsuda, Fujitsu LSI Technology Limited	
16:40	PC-186	Enabling Double Patterning Lithography at the 32nm Node 126 Kevin M. Monahan, KLA-Tencor Corp.	
17:00	PC-144	High Sensitive Focus Monitoring on Production Wafer by Scatterometry Measurements for 90/65nm Node Devices 130 Toshihide Kawachi, Renesas Technology Corp.	
17:20	PC-247	Laser Scattering Microhaze Correlation with Polysilicon Surface Roughness and Impact on Electrical Performance 134 David K. Chen, KLA-Tencor Corp.	
17:40		Authors' Interview Hours/Coffee Break	
18:00		ISSM Reception	Room: Century

The 2nd day (Tuesday, September 26)

Keynote Speech Session		Room: Century
	Chair: Masayuki Tomoyasu , Vice Chairman, ISSM Program Committee /Tokyo Electron AT, Ltd.	
9:00	The CASMAT Business Model for Semiconductor Materialsxlix	
	Yoshifumi Kawamoto, Director, General Manager, R&D Department Consortium for Advanced Semiconductor Materials and Related Technologies (CASMAT)	
9:50	Toshiba's Strategy in Semiconductor Business and Production Technologyliii	
	Shozo Saito, Executive Vice President, Toshiba Semiconductor Company, Corporate Vice President, Toshiba Corporation	
10:40	Coffee Break	

Oral Session	Room: Century A
---------------------	------------------------

<Process and Materials Optimization (PO)>

11:00	PO-125	Advanced CD Control Technology for 65-nm Node Dual Damascene Process 141	
		Masatoshi Nagase, NEC Electronics Corp.	
11:20	PO-148	Novel Deep SAC Etch Process Technology for advanced FCRAM^{TM*} 145	
		Daisy Yang, SMIC	
11:40	PO-246	Low Erosion Tungsten CMP Process with High Productivity 149	
		Masafumi Shiratani, NEC Electronics Corp.	
12:00	PO-054	Elimination of Vmin failures in 0.15um logic process 152	
		Yee Ming Chan, systems on Silicon Manufacturing Company Pte. Ltd.	
12:20		Authors' Interview Hours/Coffee Break	
12:40		Lunch Time	
13:40	PO-061	Impact on Latchup Immunity due to the Switch From Epitaxial to Bulk Substrate 156	
		Glen Foo Eu Gene, stems on Silicon Manufacturing Company Pte. Ltd.	
14:00	PO-100	Analog Capacitor Integration Challenges 160	
		Xinfen Chen, Texas Instruments, Inc.	
14:20		Authors' Interview Hours/Coffee Break	

Oral Session	Room: Century B
---------------------	------------------------

<Ultraclean Technology (UC)>

11:00	UC-116	Environmentally Friendly Single-Wafer Spin Cleaning Using Ultra-diluted HF/nitrogen Jet Spray without Causing Structural Damage and Material Loss 167	
		Hideki Hirano, Sony	
11:20	UC-124	A Defect-Free Anodic Oxide Passivation for LSI/FPD Vacuum Chamber 171	
		Yasuhiro Kawase, Mitsubishi Chemical Corp.	
11:40	UC-164	Wonderful New Materials or Yield Killers? New Metrics for Metal Contamination Assessment 175	
		Gabriela Catana, IMEC	
12:00	UC-123	Impact on Off-state Leakage Current in PMOS Device by Metallic Contamination 179	
		Young Seon You, Systems on Silicon Manufacturing Company Pte. Ltd.	
12:20		Authors' Interview Hours/Coffee Break	
12:40		Lunch Time	

Oral Session**Room: Century B****<Factory Design/Automated Material Handling (FD)>**

13:40	FD-196	High Throughput AMHS Design with Dual Unified OHT System 185 ChungSoo Han, Spansion LLC
14:00	FD-097	Requirements for AMHS in 450 mm era 189 Hiroshi Kondo, Asyst Shinko, Inc.
14:20		Authors' Interview Hours/Coffee Break

Oral Session**Room: Crystal****<Process Control and Monitoring (PC) Part 2 & Robust Engineering (RE)>**

11:00	PC-250	A High Productivity and Low Topography WCMP Process with iScan and LAPC for 45nm 195 James C. Wang, Applied Materials, Inc.
11:20	RE-062	Application of quality engineering in semiconductor wafer process 201 Shigenobu Murashima, NEC Kansai, Ltd
11:40		Authors' Interview Hours/Coffee Break
12:00		Lunch Time

<Final Manufacturing (FM)>

13:40	FM-301	Session Keynote Speech: Future Trend in Packaging Technology with View of the History 207 Kanji Otsuka, Meisei University
14:20	FM-302	Design For Business: Advancing the Business Culture of Semiconductor Back-End Manufacturing 211 Andres Carrasco, Nagase Electronic Equipment Service Co., Ltd.
14:40	FM-111	Advanced dicing technology for semiconductor wafer -Stealth Dicing- 215 Masayoshi Kumagai, Hamamatsu Photonics K.K.
15:00	FM-224	Root Cause Mechanism for Delamination/Cracking in Stacked Die Chip Scale Packages 219 Edward R. Prack, Intel Corp.
15:20		Authors' Interview Hours/Coffee Break

The 2nd day (Tuesday, September 26)

Summary Presentation for Interactive Poster Session

Room: Century A

Environment, Safety and Health (ES), Factory Design/Automated Material Handling (FD), Manufacturing Control and Execution (MC), Manufacturing Strategy and Structure (MS), Yield Enhancement Methodology(YE)

14:50		Introduction of Interactive 3-minutes Talk Session	
15:00	FD-189	TFT-LCD Automated Guided Vehicle Systems Analysis225 Young Jae Jang, MIT	225
15:04	FD-208	Increased Fab Efficiency through the use of Small Lot Size FOUPs229 Carl U. Buice, Asyst Technologies	229
15:08	ES-146	Development of Slow Start Safety Cylinder Valve to Inhibit Adiabatic Compression for Oxidized Gases235 Takashi Orita, Taiyo Nippon Sanso Corp.	235
15:12	ES-154	Reduce VOC Emissions from Manufacturing Processes239 TanLin Sheng, Intel Technology Sdn Bhd	239
15:16	ES-254	Development and Practical Application of High-efficiency Fire Control System for the Clean Room243 Soji Fukuda, Hitachi Plant Technologies, Ltd.	243
15:20	MC-201	Distributive and Cooperative Scheduling Considering Multi-Attribute Product-Mix, Feedback Processes, and the Dynamic Utility Control in Resource Sharing249 Sumika Arima, University of Tsukuba	249
15:24	MC-163	Framework for Event Driven Sorter Operation253 Ryuji Tamehiro, IBM Japan Industrial Solution Co., Ltd.	253
15:28	MC-152	Productivity improvement by integrated management of wafer map data257 Norihiro Takesako, Renesas Technology Corp.	257
15:32	MC-149	Support Vector based Demand Forecasting for Semiconductor Manufacturing261 Prasanna Kumar Chittari, Intel Corp.	261
15:36	MC-170	Design of Segmented WIP Control for Cycle Time Reduction265 Chen-Fu Chien, National Tsing Hua University	265
15:40	MC-178	Priority Behavior Modeling of Fab for Supply Chain Management269 Shi-Chung Chang, National Taiwan University	269
15:44	MC-055	Time Links Management Through Real-time Dispatch System273 Chan Chih Ming, Chartered Semiconductor Manufacturing Ltd.	273
15:48	MC-132	Systemic Operation Tracking Production-progress and Control Delivery to Reach Customer Satisfaction276 Jui Feng Hung, Powerchip Semiconductor Corp.	276
15:52	MC-076	Integrated Production Control System in Managing Tool Uptime, Cycle-time and Capacity280 Chan Chih Ming, Chartered Semiconductor Manufacturing Ltd.	280
15:56	MC-233	Manufacturing Challenges for Double Patterning Lithography283 William Arnold, ASML	283
16:00	MC-223	Model Based Semiconductor Factory Automation for Rapid Factory Start Up and Change287 Parris Hawkins, Applied Materials, Inc.	287
16:04		Break	
16:08	MS-074	Managing Process Constraint Effectively to Enable Fab Cycle Time Reduction293 Jung Pin Hsu, TSMC	293
16:16	MS-134	Study of the Relation Between Loading Ratio and x-Factor296 Satoru Tsuruta, NEC Electronics Inc.	296

16:20	MS-241	A Quadratic Goal Programming Model and Sensitivity Analysis for Semiconductor Supply Chain299 David M. Chiang, National Taiwan University
16:24	MS-077	Parts Cost of Ownership Mechanism for Constantly Reducing Variable Cost of Equipment at Semiconductor Fabs303 Hsin Jung Yang, UMC
16:28	YE-240	Nano-thickness Stellar Defects309 Tsuyoshi Moriya, Tokyo Electron AT Ltd.
16:32	YE-213	Novel Application of Programmed Defects to Enhance 200/300mm SEM Navigation Accuracy During 65nm MirrorBit™; Development313 Stacy Sakai, Spansion Inc.
16:36	YE-098	Overall Wafer Effectiveness (OWE): A Novel Standard for Wafer Productivity317 Chen-Fu Chien, TSMC
16:40	YE-207	Novel Use of Discrete SEM Inspection to Supplement and Refine Inline Defect Inspection During 65nm MirrorBit™; Development321 Go Nagatani, Spansion Inc.
16:44	YE-096	Yield Methodology for Mixed Signal Process Development325 Jin Liu, Texas Instruments, Inc.
16:48	YE-073	The Optimization of Chamber Cleaning in the Etching Equipment328 Teruo Yajima, Spansion Japan Co., Ltd.
16:52	YE-140	A High Resolution and Early Triggering Method on Multi Layer Processing Defects332 Seong Choong Chang, Systems on Silicon Manufacturing Company Pte. Ltd.
16:56	YE-106	Investigation of Post STI Liner Oxide Annealing Effect in 0.14um Embedded Flash Technology334 Jin Li Juan, Systems on Silicon Manufacturing Company Pte. Ltd.

Summary Presentation for Interactive Poster Session

Room: Century B

Process Control and Monitoring (PC), Process and Metrology Equipment (PE), Process and Materials Optimization (PO), Ultraclean Technology (UC)

14:50		Introduction of Interactive 3-minutes Talk Session
15:00	PC-001	Integrated ODP Metrology as an APC Enabler for Complex High Aspect Ratio 3D Deep Trench Device Structures339 Barbara Schmidt, Qimonda Dresden GmbH & Co.
15:04	PC-050	Threshold Voltage Asymmetry from Unintentional Angle of Implant on 90nm Floating Gate Flash Memory Devices343 Arjun Rangarajan, Spansion Inc.
15:08	PC-141	Real-time Monitoring of Plasma Flickering in High Pressure Electronegative Discharge346 Yongjin Kim, Samsung Electronics Co., Ltd.
15:12	PC-175	APC Methodology for Cpk improvement of HDP Deposition350 Ramkumar Rajagopal, Intel Corp.
15:16	PC-162	Low-K CMP Process Control by using Interpolation Method354 Shigeki Kato, NEC Fabserve, Ltd.
15:20	PC-229	Utilization of Insitu Metrology Capability of ASML Lithography Scanner to Improve Overall Process Control356 Alek Chen, ASML

15:24	PC-203	Challenges of Manufacturing Capacitor Oxide in Mixed Signal ASICS360 Janet Towner, AMI Semiconductor	
15:28	PC-228	Real-time Monitoring of Photoresist Thickness Contour in Microlithography364 Ho Weng Khuen, National University of Singapore	
15:32	PC-137	Using Product Test Data for Manufacturing Process Control368 Gerhard Spitzlsperger, Renesas Semiconductor Europ (Landshut) GmbH	
15:36	PC-236	Samsung Equivalence Test for Output Parameters in Semiconductor Manufacturing371 Ho Young Lee, Samsung Electronics Co., Ltd.	
15:40	PC-232	Interface A: Ready for Manufacturing375 Harvey Wohlwend, International SEMATECH Manufacturing Initiative (ISMI)	
15:44		Break	
16:05	PE-145	Yield Enhancement/Productivity Improvement for Sub-110nm Memory Lithography Using New Alignment Strategy381 CI Choi, SMIC	
16:09	PE-086	A Technique for Co Target Discharge Stabilization Using an Ion Gauge in Sputtering System385 Tatsuo Muraoka, Fujitsu Ltd.	
16:13	PE-188	The ROI of Metrology387 Benjamin Bunday, International SEMATECH Manufacturing Initiative (ISMI)	
16:17	PO-253	Advantage of SiconiTM Preclean over Wet Clean for Pre Silicide Applications Beyond 65nm Node393 Jianxin Lei, Applied Materials Inc.	
16:21	PO-089	Improved CVD-AI Thin Film Using Superior AI Precursor397 Seung-Min Ryu, Samsung Electronics Co., Ltd.	
16:25	PO-160	Endpoint Detection of Dry Cleaning on LPCVD Poly-Si Process401 Shinobu Asada, NEC Fabserve Ltd.	
16:29	PO-167	Use of Vertical Scanning Interferometry to Optimize HDP Oxide Thickness for STI CMP403 Peter J. Beckage, Spansion LLC	
16:33	PO-078	Reliable High Volt Mixed Signal IC Manufacturing407 John J. Naughton, AMI Semiconductor	
16:37	PO-205	Development of SiN ESL for Cu BEOL of Advanced Flash Memory Devices411 Minh-Van Ngo, Spansion Inc.	
16:41	UC-157	A New Air Cleaning and Cooling Instrument Usig Oblique Honeycomb417 Satoshi Minobe, Nichias Corp.	
16:45	UC-156	New QCM Sensor for Real-time AMC Detection in SMIF Pods421 Ryozo Takasu, Fujitsu Laboratories Ltd.	
16:49	UC-218	The Static Elimination System with Soft X-ray Air Ionizer Used in ULSI Cleanroom424 Masafumi Sakuyama, Ibaraki University	
16:53	UC-103	Inline VPD-TXRF for Contamination Control: Reality or Myth? Experience in a 300mm R&D Flash Memory Fab428 Ercan Adem, Spansion	
16:57	UC-161	The Wafer Preparation Technology with Nano Size Particle Contamination by Using Single Spin Processor432 Kousaku Matsuno, mFSI Ltd.	
17:00-19:30		Interactive Poster Session	Room: Momoyama
11:50-19:30		Networking Session	Room: Tenpyo

The 3rd day (Wednesday, September 27)

9:00 **Annoucement ISSM 2007 by ISSM International Program Committee Chair**
Tom Sonderman, AMD

Keynote Speech Session **Room: Century**

Chair: Toshiyuki Uchino, Vice Chairman, ISSM Program Committee /Renesas Technology Corp

9:10 **Future Lithography Challenges**lv
Kazuo Ushida, President, Precision Equipment Company, Nikon Corporation

10:00 **The Strategy for Manufacturing Technology Advancement in Memory**lxi
Young-Bum Koh, Senior Vice President, Technology Center, Semiconductor
Business, Samsung Electronics Co., Ltd.

10:50 **Coffee Break**

Oral Session **Room: Century A**

<Process and Materials Optimization (PO) Part 2>

11:10 PO-109 **Thin-Gate CMOS and Super-Thick Gate DECMOS Integration in 0 Degree On-axis <100> Staring Wafer: Process Challenges and Solutions**439
Xiaoju Wu, Texas Instruments, Inc.

11:30 PO-119 **Investigation on Metal Pillar Defect in sub-micron CMOS technology**443
Young Seon You, Systems on Silicon Manufacturing Company Pte. Ltd.

11:50 PO-120 **A Criterion for Applying Countermeasure to the Electrostatic Charging Issue of Wafer Probers**447
Fumiyoshi Furuhashi, Spansion Japan Co., Ltd.

12:10 **Authors' Interview Hours/Coffee Break**

12:30 **Lunch Time**

<Process and Metrology Equipment (PE)>

13:30 PE-082 **Method for Fast and Accurate Calibration of Litho Simulator for Hot Spot Analysis**453
Youval Nehmadi, Applied Materials, Inc.

13:50 PE-121 **Optical Solution of Advanced Production Control for Ultrathin Nitrided Gate Oxides**457
Sungchul Yoo, KLA-Tencor Corp.

14:10 PE-183 **Recipe-independent Tool Health Indicator and Fault Prognosis**460
Argon Chen, National Taiwan University

14:30 PE-199 **Non-Destructive Monitoring of Silicon Consumption During Shallow Trench Isolation Formation on 45nm Node Devices Using Spectroscopic Ellipsometry**464
Robert M. Peters, KLA-Tencor Corp.

14:50 **Authors' Interview Hours/Coffee Break**

Oral Session **Room: CenturyB**

<Manufacturing Strategy and Management (MS)>

11:10 MS-174 **Using 'Locked Wafers' to Prioritize Factory Resources**471
John Pollock, Cypress Semiconductor Inc.

11:30 MS-251 **Evolutionary Engineering Collaboration for DFM/DFY Solutions between Foundry and EDA Tools Vendor: A Preliminary Exploration**475
Yea-Huey Su, National Central University

11:50	MS-147	DFM Challenges for 32nm Node with Double Dipoloe Lithography (DDL) and Double Patterning Technology (DPT)479 J. Fung Chen, ASML
12:10		Authors' Interview Hours/Coffee Break
12:30		Lunch Time
13:30	MS-252	Business Model Innovation with Effective Innovation: An Exploratory Study on TSMC483 Yea-Huey Su, National Central University
13:50	MS-169	Approach for a Standardized Methodology for Multi-Site Processing of 300mm Wafers at R&D-Sites487 Richard Oechsner, Fraunhofer IISB
14:10	MS-173	Managing dynamic events in full-load states of semiconductor manufacturing chains491 Yon-Chun Chou, National Taiwan University
14:30	MS-091	Monitor Cost Reduction through Application of Activity Based Costing495 Chih-Wei Li, TSMC
14:50		Authors' Interview Hours/Coffee Break