



SINCE 1983

Proceedings of Technical Program

**2008 International Symposium
on VLSI Design, Automation
and Test (VLSI-DAT)**

April 23-25, 2008

Ambassador Hotel,

Hsinchu, Taiwan

<http://vlsidat.itri.org.tw>

IEEE Catalog Number: CFP08847-PRT

ISBN: 978-1-4244-1616-5

Library of Congress: 2007905903



Industrial Technology
Research Institute



IEEE

TABLE of CONTENT

PLENARY SESSION

Technical Program chair and co-chair: Tzi-Dar Chiueh (NTU, Taiwan)
Tim Cheng (UC Santa Barbara, USA)

K1. Efficient Analog Signal processing in nm CMOS Technologies	
Willy Sansen	1
K2. Reasoning about Data: Bits, Bit Vectors, or Words	
Randal E. Bryant	2
K3. Logic Diagnosis, Yield Learning and Quality of Test	
Janusz Rajski	3

Industry Session: Solutions for advanced SoC/IP – design, testing, and power estimation

Session chair: Chen Yi Lee (National Chiao Tung University, Taiwan)

IS1 Temperature Aware SoC Design for Reduced Leakage Power and Enhanced Reliability (Invited)	
Magdy S. Abadir, Kamal Khouri and Aseem Gupta	4
IS2 A Transceiver 10GBase-T in 90nm CMOS	
Kai-Yin Liu, Yi-Kuang Chen, Chen-Chih Huang, Chao-Cheng Lee, Leon Lin, Joseph Chou	5
IS3 A 1.6-880MHz Synthesizable ADPLL in 0.13um CMOS	
Hsiang-Hui Chang, Shang-Ming Lee, Chao-Wen Chou, Yu-Tung Chang and Yi-Li Cheng	9
IS4 Increasing the On-Die Nodal Observability and Controllability Use of Advanced Design for Debug Circuit Features	
Yuan-Chuan Steven Chen	13
IS5 An Area-Efficient Design for Programmable Memory Built-In Self Test	
Chung-Fu Lin and Yeong-Jar Chang	17
IS6 Estimation of Energy Consumed by Software in Processor Caches	
Lokesh Chandra, Sourav Roy	21
IS7 On-chip Interconnection Design and SoC Integration with OCP	
Chih-Wea Wang, Chi-Shao Lai, Chi-Feng Wu, Shih-Arn Hwang, and Ying-His Lin	25

Session W1A: Physical Design Optimization

Session co-chairs: Mely Chen (Chung Yuan Christian University, Taiwan)
Hung Ming Chen (National Chiao Tung University, Taiwan)

W1A1 A Scalable and Accurate Rectilinear Steiner Minimal Tree Algorithm (Invited)	
Yiu-Chung Wong and Chris Chu	29
W1A2 Obstacle-Avoiding Rectilinear Steiner Minimal Tree Construction	
Yung-Tai Chang, Ya-Wen Tsai, Jun-Cheng Chi and Mely Chen Chi	35

W1A3 On Minimizing Topography Variation in Multi-Layer Oxide CMP Manufacturability	
Chi-Hui Shui and Hung-Ming Chen	39

Session W2A: LNA and Receiver

Session chair: Yo-Sheng Lin(National Chi Nan University, Taiwan)

W2A1 A 400-MHz Super-Regenerative Receiver with Digital Calibration for Capsule Endoscope Systems in 0.18-μm CMOS	
Ching-Jen Tung, Yao-Hong Liu, Hui-Hsien Liu and Tsung-Hsien Lin	43
W2A2 A 460MHz~870MHz CMOS Wideband Low Noise Amplifier for DVB-T	
Chien-Tsung Huang, Chung-Chun Chen, and Hen-Wai Tsao	47
W2A3 A CMOS Low-Noise Amplifier with Impedance Feedback for Ultra-Wideband Wireless Receiver System	
Zhe-Yang Huang, Che-Cheng Huang, Chun-Chieh Chen, Chung-Chih Hung and Christina F. Jou	51

Session T1A: Video System IC Design

Session chair: Ing-Jer Huang (National Sun-Yet-Sen University, Taiwan)

T1A1 Exploiting capacitance in high-performance computer systems (Invited)	
Alex Chow, David Hopkins, Robert Drost, Ron Ho	55
T1A2 An 8.69 Mvertices/s 278 Mpixels/s Tile-based 3D Graphics Full Pipeline with Embedded Performance Counting Module, Real-Time Bus Tracer and Protocol Checker for Consumer Electronics	
Ruei-Ting Gu, Wei-Sheng Huang, Chien-Chou Wang, Wen-Chi Shiue, Tsung-Yu Ho, Chung-Hua Tsai, Tzu-Ching Tien, Da-Jing Zhang-Jian, Sheng-Yu Chiu, Ing-Jer Huang, Yun-Nan Chang, Shen-Fu Hsiao, Jin-Hua Hong, Chung-Nan Lee, Ming-Chao Chiang	59
T1A3 A Power-Efficient SRAM Core Architecture with Segmentation-Free and Rectangular Accessibility for Super-Parallel Video Processing	
Yuichiro Murachi, Tetsuya Kamino, Junichi Miyakoshi, Hiroshi Kawaguchi and Masahiko Yoshimoto.....	63

Session T1B: Tesint/DFT (I)

Session co-chairs: Jiun-Lang Huang (National Taiwan University, Taiwan)

Wen Ching Wu (ITRI, Taiwan)

T1B1 Built-in Jitter Measurement Methodology for Spread-Spectrum Clock Generators (Invited)	
Jenchien Hsu, Maohsuan Chou and Chauchin Su.....	67
T1B2 DfT for Full Accessibility of Multi-Step Analog to Digital Converters	
Amir Zjajo, Jose Pineda de Gyvez.....	73
T1B3 Debugging Clock-Data Race Failures Caused by Vulnerable Design	
Yu Huang, Wu-Tung Cheng, Ruifeng Guo	77

Session T2A: Digital Circuit

Session co-chairs: Chua-Chin Wang (National Sun Yat-Sen University, Taiwan)

Ching-Te Chiu (National Tsing Hwa University, Taiwan)

T2A1	Ultra-Low Leakage MTCMOS Circuits with Regular-Vt Long Channel Stacked Footers for Deep sub-100 nm Technologies	
	Koushik K. Das and Ching-Te Chuang	81
T2A2	A WELL-STRUCTURED MODIFIED BOOTH MULTIPLIER DESIGN	
	Li-Rong Wang, Shyh-Jye Jou and Chung-Len Lee	85
T2A3	Transistor Sizing and Layout Merging of Basic Cells in Pass Transisg Logic Cell Library	
	Shen-Fu Hsiao, Ming-Yu Tsai, and Chia-Sheng Wen	89
T2A4	1.8 V to 5.0 V Mixed-Voltage-Tolerant I/O Buffer With 54.59% Output Duty Cycle	
	Tzung-Je Lee, Yi-Cheng Liu, and Chua-Chin Wang	93

Session T2B: Testing/DFT (II)

Session co-chairs: Li-C. Wang (UC Santa Barbara, USA)

Chun-Yao Wang (National Tsing Hwa University, Taiwan)

T2B1	Testing the Hold Time Fault for Large Industrial Design	
	Kun-Han Tsai, Janusz Rajski	97
T2B2	An Improved Feature Ranking Method for Diagnosis of Systematic Timing Uncertainty	
	Pouria Bastani, Nicholas Callegari, Li-C. Wang, Magdy Abadir	101
T2B3	A Systematic Methodology to Employ Error-Tolerance for Yield Improvement	
	Tong-Yu Hsieh, Kuen-Jong Lee, Chia-Lin Lu, and Melvin A. Breuer	105
T2B4	Multiple Error Diagnosis in Large Combinational Circuits Using an Efficient Parallel Vector Simulation	
	Yu-Lin Hsiao, Chun-Yao Wang, Yung-Chih Chen	109

Session T3A: PLL & CDR

Session co-chairs: Sheng-Lyang Jang (National Taiwan University of Science and Technology, Taiwan)

W. Z. Chen (National Chiao Tung University, Taiwan)

T3A1	A 62-66.1GHz Phase-Locked Loop in 0.13um CMOS Technology	
	Kun-Hung Tsai and Shen-Iuan Liu	113
T3A2	A 1.1-V CMOS Frequency Synthesizer with Pass-Transistor-Logic Prescaler for U-NII Band System	
	Jia-Lung Cheng, Chao-Shiun Wang, Wei-Chang Li and Chorng-Kuang Wang	117
T3A3	A CLOCK AND DATA RECOVERY CIRCUIT WITH WIDE LINEAR RANGE FREQUENCY DETECTOR	
	Keng-Jan Hsiao, Ming-Hwa Lee and Tai-Cheng Lee	121
T3A4	A Complementary Colpitts VCO Implemented with Ring Inductor	
	Sheng-Lyang Jang, Chun-Yuan Chiu, and Chien-Feng Lee	125

Session T3B: SoC Design & Methodology

Session chair: Satoshi Goto (Waseda University, Japan)

T3B1	A Hardware/Software Co-solution to Achieving High Throughput Required by Motion Estimation Part in H.264/AVC HDTV Real-time Application	
	Zhenxing CHEN, Takeshi IKENAGA, Satoshi GOTO	128
T3B2	Design of a Distributed JPEG Encoder on a Scalable NoC Platform	
	Yun-Lung Lee, Jun-Wei Yang, and Jer Min Jou	132
T3B3	Multilevel Communication Modeling for Multiprocessor System-on-Chip	
	Katalin Popovici, Ahmed Amine Jerraya	136
T3B4	Networks-In-Package: Performances Management and Design Methodology	
	Abdellah. M. Kouadri M, Benaoumeur Senouci, Frédéric Pétrot	140

Session T4A: Analog Tech. & Front-end

Session co-chairs: Chia-Ming Tsai (National Chiao Tung University, Taiwan)

Koichiro Mashiko (Renesas Technology Corp., Japan)

T4A1	A 330MHz 11Bit 26.4mW CMOS Low-Hold-Pedestal Fully Differential Track-and-Hold Circuit	
	Tsung-Sum Lee, Chi-Chang Lu, and Chih-Chieh Ho	144
T4A2	A 10-bit 300MHz 0.1mm² Triple-Channel Current-Steering DAC 75.98dB SFDR in 65nm	
	G.M. Hong, Shih-Hsuan Hsu, Yan-Hua Peng, Alvin Hsin-Hung Chen, Yi-Ti Wang, Hsin-Hung Lu.....	148
T4A3	A 300MHz, 48mW Analog Front-end Design for IEEE 802.3an 10GBase-T Ethernet	
	Kai-Hsiang Chuang, Jyh-Yih Yeh, Chao-Shiun Wang and Chorng-Kuang Wang	152
T4A4	A 93dB-ohm 2.5Gb/s CMOS Burst-Mode Optical Receiver With Internal Reset Creation	
	Yi-Shing Lin and Chia-Ming Tsai	156

Session T4B: High Level Synthesis and Logic Synthesis for Power & Area Optimization

Session co-chairs: Juinn-Dar Huang (National Chiao Tung University, Taiwan)

Chien-Nan Liu (National Central University, Taiwan)

T4B1	Synthesis of a Timing-Error Detection Architecture	
	Yu-Shih Su, Po-Hsien Chang, Shih-Chieh Chang and TingTing Hwang.....	160
T4B2	High-Level Synthesis Algorithms with Floorplaning for Distributed/Shared-Register Architectures	
	Akira Ohchi, Nozomu Togawa, Masao Yanagisawa, Tatsuo Ohtsuki	164
T4B3	Sensitivity-Based Multiple-Vt Cell Swapping for Leakage Power Reduction	
	Wan-Ping Lee, Hung-Yi Liu, Kuan-Hsien Ho, and Yao-Wen Chang	168
T4B4	A Code Generation Algorithm of Crosstalk-Avoidance Code with Memory for Low-Power On-Chip Bus	
	Kuang-Chin Cheng and Jing-Yang Jou	172

Session F1A: ADC and Analog Design

Session co-chairs: Ming Dou Ker (National Chiao Tung University, Taiwan)
Yun Chiu (University of Illinois at Urbana-Champaign, USA)

F1A1	Technology direction of ADCs (Invited)	
	Akira Matsuzawa	176
F1A2	New Transient Detection Circuit for System-Level ESD Protection	
	Cheng-Cheng Yen, Chi-Sheng Liao, and Ming-Dou Ker	180
F1A3	Adaptive Digital Techniques for Efficiency and Linearity Enhancement of CMOS RF Power Amplifiers	
	Dae Hyun Kwon, Hao Li and Yun Chiu	184

Session F1B: Communication IC Designs

Session co-chairs: Yuan-Hao Huang (National Tsing Hua University, Taiwan)
Chih-Wei Liu (National Chiao Tung University, Taiwan)

F1B1	Overview of ITRI PAC Project – from VLIW DSP Processor to Multicore Computing Platform (Invited)	
	Tay-Jyi Lin, Chun-Nan Liu, Shau-Yin Tseng, Yuan-Hua Chu, and An-Yeu (Andy) Wu	188
F1B2	An OFDMA-Based Wireless Body Area Network using Frequency Pre-Calibration	
	Hsiao-Han Ma, Jui-Yuan Yu, Tsan-Wen Chen, Chien-Ying Yu, and Chen-Yi Lee	192
F1B3	Design of An OFDMA Baseband Receiver for 3GPP Long-Term Evolution	
	Chin-Wei Chu, Chia-Ching Lee, and Yuan-Hao Huang	196

Session F2A: Filter & Power Divider

Session co-chairs: Tai-Cheng Lee (National Taiwan University, Taiwan)
Chung Chih Hung (National Chiao Tung University, Taiwan)

F2A1	A 4-PAM Adaptive Analog Equalizer for Backplane Interconnections	
	Yen-Chuan Huang, Qui-Ting Chen and Tai-Cheng Lee.....	200
F2A2	Fully Integrated Super-Regenerative Bandpass Filters For 3.1-to-7GHz Multiband UWB System	
	M.Anis, R. Tielert, N. When	204
F2A3	A 120-MHz Active-RC Filter with an Agile Frequency Tuning Scheme in 0.18-μm CMOS	
	Yu-Chih Chen, Wei-Hao Chiu, and Tsung-Hsien Lin	208
F2A4	A NOVEL MINIATURIZED WIDE-BAND WILKINSON POWER DIVIDER EMPLOYING TWO-DIMENSIONAL TRANSMISSION LINE	
	Chih-Chiang Chen, Jhen-Jie Cin, Sheng-Huei Wang, Ching-Chyuan Lin, and Ching-Kuang C. Tzuang	212

Session F2B: Error Correction IP Design

Session co-chairs: Hsi-Pin Ma (NTHU, Taiwan)
Erich F. Haratsch (LSI, USA)

F2B1	High-Throughput 12-Mode CTC Decoder for WiMAX Standard	
	Cheng-Hung Lin, Chun-Yu Chen, and An-Yeu (Andy) Wu	216
F2B2	High Throughput Partially-Parallel Irregular LDPC Decoder Based on Delta-Value Message-Passing Schedule	
	Wen Ji, Xing Li, Takeshi IKENAGA, Satoshi GOTO	220
F2B3	A Radix-4 Soft-Output Viterbi Architecture	
	Erich F. Haratsch and Kelly K. Fitzpatrick	224
F2B4	Power Efficient Low Latency Survivor Memory Architecture for Viterbi Decoder	
	Chun-Yuan Chu, Yu-Chuan Huang, An-Yeu Wu	228

Poster Session

P1	A 1-GS/s CMOS 6-bit Flash ADC with an Offset Calibrating Method	
	Chih-Hsiang Chang, Chih-Yi Hsiao, and Ching-Yuan Yang	232
P2	A Precise Delay Generator Circuit Using the Average Delay Technique	
	Hsin-Yi Wu, Chung-Chun Chen, Chun-Pang Wu, and Hen-Wai Tsao	236
P3	A 0.35-μm CMOS Switched-Inductor Dual-Band LC-Tank Frequency Divider	
	Sheng-Lyang Jang, Che Yi Lin, and Chien-Feng Lee	240
P4	Adaptive Biasing Circuit Overcoming Process Variation for High-Speed Circuits in Scaled CMOS Technology	
	Luis Chen, C. Patrick Yue	243
P5	A 2.4-GHz 0.18-μm CMOS Doubly Balanced Mixer with High Linearity	
	Soul-Yu Chao and Ching-Yuan Yang	247
P6	CMOS 0.18μm Low-Noise Amplifier with Shunt-Peaking Load for Group 1~3 MB-OFDM Ultra-Wideband Wireless Receiver	
	Zhe-Yang Huang, Che-Cheng Huang, Chun-Chieh Chen, Chung-Chih Hung and Christina F. Jou	251
P7	A 90nm 10-Bit 1GS/s Current-Steering DAC with 1-V Supply Voltage	
	Chueh-Hao Yu, Ching-Hsuan Hsieh, Tim-Kuei Shia, and Wen-Tzao Chen	255
P8	A Universal Look-Ahead Algorithm for Pipelining IIR Filters	
	Yen-Liang Chen, Chun-Yu Chen, Kai-Yuan Jheng, and An-Yeu (Andy) Wu	259
P9	A Novel Low-power Processor with Variable Pipeline Control	
	Toshio Shimada, Tadahiro Madokoro, Hideki Oshima and Ryotaro Kobayashi	263
P10	A High-Resolution All-Digital Phase-Locked Loop with its Application to Built-In Speed Grading for Memory	
	Hsuan-Jung Hsu, Chun-Chieh Tu, Shi-Yu Huang	267
P11	Algorithmic Factorisation for Low Power FPGA Implementations through Increased Data Locality	
	S. McKeown, R. Woods, J. McAllister	271
P12	Hardware Realization of a Medical Diagnostic System based on Probabilistic CMOS (PCMOS) Technology	
	Zhi-Hui Kong, Jun-Jie Tan, Bilge E. S. Akgul, Kiat-Seng Yeo, K. V. Palem and Wang-Ling Goh	275

P13 Design of a DVB-T/H Compliant Baseband Receiver	
Tsung-Han Yu, I-Wei Lai, and Tzi-Dar Chiueh	279
P14 Topology Generation and Floorplanning for Low Power Application-Specific Network-on-Chips	
Wan-Yu Lee Iris, Hui-Ru Jiang	283
P15 Power and Density-aware Buffer Insertion	
Yi-Ju Ho and Wai-Kei Mak	287
P16 Impact Quantification of the Dummy Metal Fills on Nanometer VLSI Designs for DFM	
Keh-Jeng Chang, Jyh-Jeng Chou, Hung-Chih Li, and Kuo-Cheng Chang	291
P17 A Self-Testing and Calibration Technique for Current-Steering DACs	
Yuan-Lang Ma and Jiun-Lang Huang	295
P18 A Feasibility Study of On wafer Wireless Testing	
Piljae Park and C. Patrick Yue	299
P19 Phase Noise Testing of Single Chip TV Tuners	
Po-Chou Lin, Chao-Hsuan Hsu, James C.-M. Li Chih-Ming Chiang, and Chuo-Jan Pan	303
2008 International Symposium on VLSI Design, Automation, and Test Organization.....	I