Proceedings

Second IEEE International Symposium on Networks-on-Chip

NOCS 2008

April 7-11, 2008
Newcastle upon Tyne, United Kingdom

Los Alamitos, California

Washington • Tokyo

Table of Contents

Second IEEE International Symposium on Networks on Chip

Message from the Chairs _____ **ix**
Symposium Committee _____ **xi**
Technical Program Committee _____ **xii**
Additional Reviewers _____ **xiii**

Tutorials

Tutorial 1
Metastability and Synchronisation in SOCs and NOCs, Parts 1 & 2
David Kinniment, Newcastle University

Tutorial 2
Physical Design and Timing
Sachin Sapatnekar, University of Minnesota

Tutorial 3
Elastic Systems
Mike Kishinevsky, Intel Corporation

Keynote Talk 1
Chair: Simon Moore

Past, Present, and Future Communicating Processors _____ xiv
David May, Department of Computer Science, University of Bristol, UK

Keynote Talk 2
Chair: Pascal Vivet

Optical Interconnects for Backplane and Chip-to-chip Photonics _____ xv
Ian H. White and Richard V. Penty, Electrical Engineering Division, Engineering Department, University of Cambridge, UK

Session 1: Tuning NOC Architecture for Specific Purposes

Chair: Ran Ginosar

Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip ____ 3
Bart Vermeulen, Kees Goossens, and Siddharth Umrani

A Lightweight Fault-Tolerant Mechanism for Network-on-Chip ____ 13
Michihiro Koibuchi, Hiroki Matsutani, Hideharu Amano, and Timothy Mark Pinkston

Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks ____ 23
Hiroki Matsutani, Michihiro Koibuchi, Daihan Wang, and Hideharu Amano

Session 2: FPGA-Based and Reconfigurable NOC Design

Chair: Davide Bertozzi

A Network of Time-Division Multiplexed Wiring for FPGAs ____ 35
Rosemary Francis, Simon Moore, and Robert Mullins

Hardwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects ____ 45
Kees Goossens, Martijn Bennebroek, Jae Young Hur, and Muhammad Aqeel Wahlah

ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology ____ 55
Mikkel Bystrup Stensgaard and Jens Sparsø

Session 3: Low Power and Reliable Link Design

Chair: Marcello Lajolo

SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks ____ 67
Alireza Ejlali and Bashir M. Al-Hashimi

Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip ____ 77
Po-Tsang Huang, Wei-Li Fang, Yin-Ling Wang, and Wei Hwang

Session 4: Topology and Routing: Methodology and Tools

Chair: Andreas Hansson

An Efficient Implementation of Distributed Routing Algorithms for NoCs ____ 87
José Flich, Samuel Rodrigo, and José Duato

Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms ____ 97
Maurizio Palesi, Giuseppe Longo, Salvatore Signorino, Rickard Holsmark, Shashi Kumar, and Vincenzo Catania

Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework ____ 107
Francisco Gilabert, Simone Medardoni, Davide Bertozzi, Luca Benini, María Engracia Gomez, Pedro Lopez, and José Duato

Impact of Process and Temperature Variations on Network-on-Chip Design Exploration ____ 117
Bin Li, Li-Shiuan Peh, and Priyadarsan Patra

Session 5: GALS & NOC Implementations

Chair: Jens Sparsø

Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC ____ 129
E. Beigné, F. Clermidy, S. Miermont, and P. Vivet

Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture ____ 139
Ivan Miro-Panades, Fabien Clermidy, Pascal Vivet, and Alain Greiner

A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application ____ 149
Xuan-Tu Tran, Yvain Thonnart, Jean Durupt, Vincent Beroulle, and Chantal Robach

Session 6: Quality of Service

Chair: Kees Goossens

Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching ____ 161
Zheng Shi and Alan Burns

Statistical Approach to NoC Design ____ 171
Itamar Cohen, Ori Rottenstreich, and Isaac Keslassy

Session 7: Coherence in NOCs

Chair: Federico Angiolini

Reducing the Interconnection Network Cost of Chip Multiprocessors ____ 183
Pablo Abad, Valentín Puente, and José Ángel Gregorio

Circuit-Switched Coherence ____ 193
Natalie D. Enright Jerger, Li-Shiuan Peh, and Mikko H. Lipasti

Poster Session

Chair: Kees Goossens

Simulation and Evaluation of On-Chip Interconnect Architectures: 2D Mesh, Spidergon, and WK-Recursive Network ____ 205
S. Suboh, M. Bakhouya, and T. El-Ghazawi

Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip ____ 207
Min Zhang and Chiu-Sing Choy

Network Simplicity for Latency Insensitive Cores ____ 209
Daniel Gebhardt, JunBok You, W. Scott Lee, and Kenneth S. Stevens

Applying Dataflow Analysis to Dimension Buffers for Guaranteed Performance in Networks on Chip ____ 211
Andreas Hansson, Maarten Wiggers, Arno Moonen, Kees Goossens, and Marco Bekooij

Implementation of Wave-Pipelined Interconnects in FPGAs ____ 213
Terrence Mak, Crescenzo D'Alessandro, Pete Sedcole, Peter Y.K. Cheung, Alex Yakovlev, and Wayne Luk

An On-Chip and Inter-Chip Communications Network for the SpiNNaker Massively-Parallel Neural Net Simulator _____ 215
Luis A. Plana, John Bainbridge, Steve Furber, Sean Salisbury, Yebin Shi, and Jian Wu

Dual-Channel Access Mechanism for Cost-Effective NoC Design _____ 217
Shijun Lin, Li Su, Depeng Jin, and Lieguang Zeng

Author Index _____ 219