

Proceedings

Second IEEE International Symposium on Networks-on-Chip

NOCS 2008

*April 7-11, 2008
Newcastle upon Tyne, United Kingdom*



Los Alamitos, California
Washington • Tokyo



Table of Contents



Second IEEE International Symposium on Networks on Chip

Message from the Chairs	ix
Symposium Committee	xi
Technical Program Committee	xii
Additional Reviewers	xiii

Tutorials

Tutorial 1

Metastability and Synchronisation in SOCs and NOCs, Parts 1 & 2

David Kinniment, Newcastle University

Tutorial 2

Physical Design and Timing

Sachin Sapatnekar, University of Minnesota

Tutorial 3

Elastic Systems

Mike Kishinevsky, Intel Corporation

Keynote Talk 1

Chair: Simon Moore

Past, Present, and Future Communicating Processors xiv

David May, Department of Computer Science, University of Bristol, UK

Keynote Talk 2

Chair: Pascal Vivet

Optical Interconnects for Backplane and Chip-to-chip Photonics xv

*Ian H. White and Richard V. Penty, Electrical Engineering Division, Engineering Department,
University of Cambridge, UK*

Session 1: Tuning NOC Architecture for Specific Purposes

Chair: Ran Ginosar

Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip _____	3
<i>Bart Vermeulen, Kees Goossens, and Siddharth Umrani</i>	
A Lightweight Fault-Tolerant Mechanism for Network-on-Chip _____	13
<i>Michihiro Koibuchi, Hiroki Matsutani, Hideharu Amano, and Timothy Mark Pinkston</i>	
Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks _____	23
<i>Hiroki Matsutani, Michihiro Koibuchi, Daihan Wang, and Hideharu Amano</i>	

Session 2: FPGA-Based and Reconfigurable NOC Design

Chair: Davide Bertozzi

A Network of Time-Division Multiplexed Wiring for FPGAs _____	35
<i>Rosemary Francis, Simon Moore, and Robert Mullins</i>	
Hardwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects _____	45
<i>Kees Goossens, Martijn Bennebroek, Jae Young Hur, and Muhammad Aqeel Wahlah</i>	
ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology _____	55
<i>Mikkel Bystrup Stensgaard and Jens Sparsø</i>	

Session 3: Low Power and Reliable Link Design

Chair: Marcello Lajolo

SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks _____	67
<i>Alireza Ejlali and Bashir M. Al-Hashimi</i>	
Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip _____	77
<i>Po-Tsang Huang, Wei-Li Fang, Yin-Ling Wang, and Wei Hwang</i>	

Session 4: Topology and Routing: Methodology and Tools

Chair: Andreas Hansson

An Efficient Implementation of Distributed Routing Algorithms for NoCs _____	87
<i>José Flich, Samuel Rodrigo, and José Duato</i>	
Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms _____	97
<i>Maurizio Palesi, Giuseppe Longo, Salvatore Signorino, Rickard Holsmark, Shashi Kumar, and Vincenzo Catania</i>	
Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework _____	107
<i>Francisco Gilabert, Simone Medardoni, Davide Bertozzi, Luca Benini, María Engracia Gomez, Pedro Lopez, and José Duato</i>	
Impact of Process and Temperature Variations on Network-on-Chip Design Exploration _____	117
<i>Bin Li, Li-Shiuan Peh, and Priyadarsan Patra</i>	

Session 5: GALS & NOC Implementations

Chair: Jens Sparsø

Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC _____	129
<i>E. Beigné, F. Clermidy, S. Miermont, and P. Vivet</i>	
Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture _____	139
<i>Ivan Miro-Panades, Fabien Clermidy, Pascal Vivet, and Alain Greiner</i>	
A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application _____	149
<i>Xuan-Tu Tran, Yvain Thonnart, Jean Durupt, Vincent Beroulle, and Chantal Robach</i>	

Session 6: Quality of Service

Chair: Kees Goossens

Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching _____	161
<i>Zheng Shi and Alan Burns</i>	
Statistical Approach to NoC Design _____	171
<i>Itamar Cohen, Ori Rottenstreich, and Isaac Keslassy</i>	

Session 7: Coherence in NOCs

Chair: Federico Angiolini

Reducing the Interconnection Network Cost of Chip Multiprocessors _____	183
<i>Pablo Abad, Valentín Puente, and José Ángel Gregorio</i>	
Circuit-Switched Coherence _____	193
<i>Natalie D. Enright Jerger, Li-Shiuan Peh, and Mikko H. Lipasti</i>	

Poster Session

Chair: Kees Goossens

Simulation and Evaluation of On-Chip Interconnect Architectures: 2D Mesh, Spidergon, and WK-Recursive Network _____	205
<i>S. Suboh, M. Bakhouya, and T. El-Ghazawi</i>	
Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip _____	207
<i>Min Zhang and Chiu-Sing Choy</i>	
Network Simplicity for Latency Insensitive Cores _____	209
<i>Daniel Gebhardt, JunBok You, W. Scott Lee, and Kenneth S. Stevens</i>	
Applying Dataflow Analysis to Dimension Buffers for Guaranteed Performance in Networks on Chip _____	211
<i>Andreas Hansson, Maarten Wiggers, Arno Moonen, Kees Goossens, and Marco Bekooij</i>	
Implementation of Wave-Pipelined Interconnects in FPGAs _____	213
<i>Terrence Mak, Crescenzo D'Alessandro, Pete Sedcole, Peter Y.K. Cheung, Alex Yakovlev, and Wayne Luk</i>	

An On-Chip and Inter-Chip Communications Network for the SpiNNaker Massively-Parallel Neural Net Simulator	215
<i>Luis A. Plana, John Bainbridge, Steve Furber, Sean Salisbury, Yebin Shi, and Jian Wu</i>	
Dual-Channel Access Mechanism for Cost-Effective NoC Design	217
<i>Shijun Lin, Li Su, Depeng Jin, and Lieguang Zeng</i>	
Author Index	219