### **Proceedings**

# Second IEEE International Symposium on Networks-on-Chip

## **NOCS 2008**

April 7-11, 2008 Newcastle upon Tyne, United Kingdom



Los Alamitos, California
Washington • Tokyo



#### **Table of Contents**



#### **Second IEEE International Symposium on Networks on Chip**

Message from the Chairs \_\_\_\_\_\_ ix

| Symposium Committee  | xi   |
|--|------|
| Technical Program Committee  | xii  |
| Additional Reviewers   | xiii |
|  |      |
| Tutorials  |      |
| Tutorial 1   |      |
| Metastability and Synchronisation in SOCs and NOCs, Parts 1 & 2<br>David Kinniment, Newcastle University                 |      |
| Tutorial 2   |      |
| Physical Design and Timing   |      |
| Sachin Sapatnekar, University of Minnesota   |      |
| Tutorial 3   |      |
| Elastic Systems  |      |
| Mike Kishinevsky, Intel Corporation  |      |
| Keynote Talk 1 Chair: Simon Moore  |      |
|  |      |
| Past, Present, and Future Communicating Processors  David May, Department of Computer Science, University of Bristol, UK | xiv  |
| Keynote Talk 2   |      |
| Chair: Pascal Vivet  |      |
| Optical Interconnects for Backplane and Chip-to-chip Photonics   | XV   |
| Ian H. White and Richard V. Penty, Electrical Engineering Division, Engineering Department,                              |      |

University of Cambridge, UK

#### **Session 1: Tuning NOC Architecture for Specific Purposes**

Chair: Ran Ginosar

| Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip  | 2   |
|--|-----|
| Bart Vermeulen, Kees Goossens, and Siddharth Umrani  | 3   |
| A Lightweight Fault-Tolerant Mechanism for Network-on-Chip  Michihiro Koibuchi, Hiroki Matsutani, Hideharu Amano, and Timothy Mark Pinkston  | 13  |
| Adding Slow-Silent Virtual Channels for Low-Power On-Chip Networks  Hiroki Matsutani, Michihiro Koibuchi, Daihan Wang, and Hideharu Amano  | 23  |
| Session 2: FPGA-Based and Reconfigurable NOC Design  |     |
| Chair: Davide Bertozzi   |     |
| A Network of Time-Division Multiplexed Wiring for FPGAs  | 35  |
| Hardwired Networks on Chip in FPGAs to Unify Functional and Configuration Interconnects  | 45  |
| ReNoC: A Network-on-Chip Architecture with Reconfigurable Topology   | 55  |
| Session 3: Low Power and Reliable Link Design  |     |
| Chair: Marcello Lajolo   |     |
| SEU-Hardened Energy Recovery Pipelined Interconnects for On-Chip Networks  Alireza Ejlali and Bashir M. Al-Hashimi   | 67  |
| Low Power and Reliable Interconnection with Self-Corrected Green Coding Scheme for Network-on-Chip   | 77  |
| Po-Tsang Huang, Wei-Li Fang, Yin-Ling Wang, and Wei Hwang  |     |
| Session 4: Topology and Routing: Methodology and Tools  Chair: Andreas Hansson   |     |
| An Efficient Implementation of Distributed Routing Algorithms for NoCs  José Flich, Samuel Rodrigo, and José Duato   | 87  |
| Design of Bandwidth Aware and Congestion Avoiding Efficient Routing Algorithms for Networks-on-Chip Platforms  | 97  |
| Maurizio Palesi, Giuseppe Longo, Salvatore Signorino, Rickard Holsmark, Shashi Kumar, and Vincenzo Catania   |     |
| Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework  Francisco Gilabert, Simone Medardoni, Davide Bertozzi, Luca Benini, María Engracia Gomez, | 107 |
| Pedro Lopez, and José Duato  |     |
| Impact of Process and Temperature Variations on Network-on-Chip Design Exploration   | 117 |

#### **Session 5: GALS & NOC Implementations**

Chair: Jens Sparsø

| Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC   | 129 |
|--|-----|
| E. Beigné, F. Clermidy, S. Miermont, and P. Vivet  |     |
| Physical Implementation of the DSPIN Network-on-Chip in the FAUST Architecture <i>Ivan Miro-Panades, Fabien Clermidy, Pascal Vivet, and Alain Greiner</i>    | 139 |
| A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application                  | 149 |
| Session 6: Quality of Service  |     |
| Chair: Kees Goossens   |     |
| Real-Time Communication Analysis for On-Chip Networks with Wormhole Switching  | 161 |
| Statistical Approach to NoC Design   | 171 |
| Itamar Cohen, Ori Rottenstreich, and Isaac Keslassy  |     |
| Session 7: Coherence in NOCs   |     |
| Chair: Federico Angiolini  |     |
| Reducing the Interconnection Network Cost of Chip Multiprocessors  Pablo Abad, Valentín Puente, and José Ángel Gregorio                                      | 183 |
| Circuit-Switched Coherence   | 193 |
| Natalie D. Enright Jerger, Li-Shiuan Peh, and Mikko H. Lipasti   |     |
| Poster Session   |     |
| Chair: Kees Goossens   |     |
| Simulation and Evaluation of On-Chip Interconnect Architectures: 2D Mesh, Spidergon, and WK-Recursive Network  | 205 |
| S. Suboh, M. Bakhouya, and T. El-Ghazawi   |     |
| Low-Cost VC Allocator Design for Virtual Channel Wormhole Routers in Networks-on-Chip  | 207 |
| Network Simplicity for Latency Insensitive Cores  Daniel Gebhardt, JunBok You, W. Scott Lee, and Kenneth S. Stevens  | 209 |
| Applying Dataflow Analysis to Dimension Buffers for Guaranteed Performance   |     |
| in Networks on Chip  | 211 |
| Andreas Hansson, Maarten Wiggers, Arno Moonen, Kees Goossens, and Marco Bekooij  | 212 |
| Implementation of Wave-Pipelined Interconnects in FPGAs  Terrence Mak, Crescenzo D'Alessandro, Pete Sedcole, Peter Y.K. Cheung, Alex Yakovlev, and Wayne Luk | 213 |

| Author Index  | 219 |
|---|-----|
| Shijun Lin, Li Su, Depeng Jin, and Lieguang Zeng                                      |     |
| al-Channel Access Mechanism for Cost-Effective NoC Design                             | 217 |
| Luis A. Plana, John Bainbridge, Steve Furber, Sean Salisbury, Yebin Shi, and Jian Wu  |     |
| Neural Net Simulator  | 215 |
| An On-Chip and Inter-Chip Communications Network for the Spinnaker Massively-Parallel |     |