

2008 45th ACM/IEEE Design Automation Conference

**Anaheim, CA
8-13 June 2008**

Pages 1-497

**IEEE Catalog Number:
ISBN 13:**

**CFP08DAC-PRT
978-1-60558-115-6**

Table of Contents

Flow Engineering for Physical Implementation: Theory and Practice	1
<i>Steve Golson, Pete Churchill</i>	
Sparse Matrix Computations on Manycore GPU's	2
<i>Michael Garland</i>	
Parallel Programming: Can we PLEASE get it right this time?	7
<i>Tim Mattson, Michael Wrinn</i>	
Parallelizing CAD: A Timely Research Agenda for EDA	12
<i>Bryan Catanzaro, Kurt Keutzer, Bor-Yiing Su</i>	
Functionally Linear Decomposition and Synthesis of Logic Circuits for FPGAs	18
<i>Tomasz S. Czajkowski, Stephen D. Brown</i>	
FPGA Area Reduction by Multi-Output Function Based Sequential Resynthesis	24
<i>Yu Hu, Victor Shih, Rupak Majumdar, Lei He</i>	
A Generalized Network Flow Based Algorithm for Power-Aware FPGA Memory Mapping	30
<i>Tien-Yuan Hsu, Ting-Chi Wang</i>	
Enhancing Timing-Driven FPGA Placement for Pipelined Netlists	34
<i>Ken Eguro, Scott Hauck</i>	
Statistical Regression for Efficient High-Dimensional Modeling of Analog and Mixed-Signal Performance Variations	38
<i>Xin Li, Hongzhou Liu</i>	
Topology Synthesis of Analog Circuits Based on Adaptively Generated Building Blocks	44
<i>Angan Das, Ranga Vemuri</i>	
Analog Placement Based on Hierarchical Module Clustering	50
<i>Po-Hung Lin, Shyh-Chang Lin</i>	
Run-time Instruction Set Selection in a Transmutable Embedded Processor	56
<i>Lars Bauer, Muhammad Shafique, Jörg Henkel</i>	
Rapid Application Specific Floating-Point Unit Generation with Bit-Alignment	62
<i>Yee Jern Chong, Sri Parameswaran</i>	
Dynamic Register File Resizing and Frequency Scaling to Improve Embedded Processor Performance and Energy-Delay Efficiency	68
<i>Houman Homayoun, Sudeep Pasricha, Mohammad Makhzan, Alex Veidenbaum</i>	
C-Based Design Flow: A Case Study on G.729A for Voice over Internet Protocol (VoIP)	72
<i>Mehrdad Reshadi, Bitu Gorjara, Daniel Gajski</i>	
Election Year: What the Electronics Industry Needs-and Can Expect-from the Incoming Administration	76
<i>Tiffany Sparks, Pete Weitzner, Luc Burgun, Todd Cutler, Vicki Hadfield, Russell Lefevre, Clayton Parker, Chris Rowen</i>	
A 242mW, 10mm² 1080p H.264/AVC High Profile Encoder Chip	78
<i>Yu-Kun Lin, De-Wei Li, Chia-Chun Lin, Tzu-Yun Kuo, Sian-Jin Wu, Wei-Cheng Tai, Wei-Cheng Chang, Tian-Sheuan Chang</i>	
The Design of a Low Power Carbon Nanotube Chemical Sensor System	84
<i>Taeg Sang Cho, Kyeong-jae Lee, Jing Kong, Anantha P. Chandrakasan</i>	
iVisual: An Intelligent Visual Sensor SoC with 2790fps CMOS Image Sensor and 205GOPS/W Vision Processor	90
<i>Chih-Chi Cheng, Chia-Hua Lin, Chung-Te Li, Samuel C. Chang, Liang-Gee Chen</i>	
Vision Platform for Mobile Intelligent Robots Based on 81.6 GOPS Object Recognition Processor	96
<i>Donghyun Kim, Kwanho Kim, Joo-Young Kim, Seungjin Lee, Hoi-Jun Yoo</i>	

Table of Contents

A MIPS R2000 IMPLEMENTATION.....	102
<i>Nathaniel Pinckney, Thomas Barr, Michael Dayringer, Matthew McKnett, Nan Jiang, Carl Nygaard, David Money Harris, Joel Stanley, Braden Phillips</i>	
Process Variation Tolerant SRAM Array for Ultra Low Voltage Applications	108
<i>Jaydeep P. Kulkarni, Keejong Kim, Sang Phill Park, Kaushik Roy</i>	
PicoCube: A 1cm³ Sensor Node Powered by Harvested Energy.....	114
<i>Yuen-Hui Chee, Mike Koplou, Michael Mark, Nathan Pletcher, Mike Seeman, Fred Burghardt, Dan Steingart, Jan Rabaey, Paul Wright, Seth Sanders</i>	
An 8x8 Run-Time Reconfigurable FPGA Embedded in a SoC	120
<i>Sumanta Chaudhuri, Sylvain Guilley, Florent Flament Philippe Hoogvorst, Jean-Luc Danger</i>	
Reinventing EDA with Manycore Processors	126
<i>Sachin Sapatnekar, Eshel Haritan, Kurt Keutzer, Anirudh Devgan, Desmond A. Kirkpatrick, Stephen Meier, Duaine Pryor, Tom Spyrou</i>	
Multicore Design is the Challenge! What is the Solution?	128
<i>Eshel Haritan, Hiroyuki Yagi, Wayne Wolf, Toshihiro Hatto, Pierre Paulin, Achim Nohl, Drew Wingard, Mike Muller</i>	
Compositional Verification of Retiming and Sequential Optimizations.....	131
<i>In-Ho Moon</i>	
Tunneling and Slicing: Towards Scalable BMC	137
<i>Malay Ganai, Arti Gupta</i>	
Optimizing Automatic Abstraction Refinement for Generalized Symbolic Trajectory Evaluation	143
<i>Yan Chen, Fei Xie, Jin Yang</i>	
Faster Symmetry Discovery using Sparsity of Symmetries	149
<i>Paul T. Darga, Kareem A. Sakallah, Igor L. Markov</i>	
Application-driven Floorplan-Aware Voltage Island Design.....	155
<i>Dipanjan Sengupta, Resve Saleh</i>	
DeFer: Deferred Decision Making Enabled Fixed-Outline Floorplanner	161
<i>Jackey Z. Yan, Chris Chu</i>	
Routability-Driven Analytical Placement by Net Overlapping Removal for Large-Scale Mixed-Size Designs.....	167
<i>Zhe-Wei Jiang, Bor-Yiing Su, Yao-Wen Chang</i>	
Broadcast Electrode-Addressing for Pin-Constrained Multi-Functional Digital Microfluidic Biochips.....	173
<i>Tao Xu, Krishnendu Chakrabarty</i>	
Optimality and Improvement of Dynamic Voltage Scaling Algorithms for Multimedia Applications.....	179
<i>Zhen Cao, Brian Foo, Lei He, Mihaela van der Schaar</i>	
Feedback-Controlled Reliability-Aware Power Management for Real-Time Embedded Systems	185
<i>Ranjani Sridharan, Nikhil Gupta, Rabi Mahapatra</i>	
Energy-Optimal Software Partitioning in Heterogeneous Multiprocessor Embedded Systems	191
<i>Michel Goraczko, Jie Liu, Dimitrios Lymberopoulos, Slobodan Matic, Bodhi Priyantha, Feng Zhao</i>	
Customizing Computation Accelerators for Extensible Multi-issue Processors with Effective Optimization Techniques.....	197
<i>Ya-shuai Lü, Li Shen, Li-bo Huang, Zhi-ying Wang, Nong Xiao</i>	
An Automatic Scratch Pad Memory Management Tool and MPEG-4 Encoder Case Study	201
<i>Rogier Baert, Eddy de Greef, Erik Brockmeyer</i>	
A Methodology for Statistical Estimation of Read Access Yield in SRAMs.....	205
<i>Mohamed H. Abu-Rahma, Kinshuk Chowdhury, Joseph Wang, Zhiqin Chen, Sei Seung Yoon, Mohab Anis</i>	

Table of Contents

Automated Design of Self-Adjusting Pipelines	211
<i>Jieyi Long, Seda Ogrenci Memik</i>	
Speedpath Prediction Based on Learning from a Small Set of Examples	217
<i>Pouria Bastani, Kip Killpack, Li-C. Wang, Eli Chiprout</i>	
Timing Yield Driven Clock Skew Scheduling Considering non-Gaussian Distributions of Critical Path Delays	223
<i>Yi Wang, Wai-Shing Luk, Xuan Zeng, Jun Tao, Changhao Yan, Jiarong Tong, Wei Cai, Jia Ni</i>	
Statistical Waveform and Current Source Based Standard Cell Models for Accurate Timing Analysis	227
<i>Amit Goel, Sarma Vrudhula</i>	
SystemVerilog Implicit Port Enhancements Accelerate System Design & Verification	231
<i>Clifford E. Cummings</i>	
Translation of an Existing VMM-based SystemVerilog Testbench to OVM	237
<i>Kelly D. Larson</i>	
WavePipe: Parallel Transient Simulation of Analog and Digital Circuits on Multi-Core Shared-Memory Machines	238
<i>Wei Dong, Peng Li, Xiaoji Ye</i>	
The Mixed Signal Optimum Energy Point: Voltage and Parallelism	244
<i>Brian P. Ginsburg, Anantha P. Chandrakasan</i>	
Analysis and Implications of Parasitic and Screening Effects on the High-Frequency/RF Performance of Tunneling-Carbon Nanotube FETs	250
<i>Chaitanya Kshirsagar, Mohamed N. El-Zeftawi, Kaustav Banerjee</i>	
Assertion-Based verification of a 32 thread SPARC CMT microprocessor	256
<i>Babu Turumella, Mukesh Sharma</i>	
Functional Test Selection Based on Unsupervised Support Vector Analysis	262
<i>Onur Guzey, Li-C. Wang, Jeremy Levitt, Harry Foster</i>	
Early Formal Verification of Conditional Coverage Points to Identify Intrinsically Hard-to-Verify Logic	268
<i>C. Richard Ho, Michael Theobald, Martin M. Deneroff, Ron O. Dror, Joseph Gagliardo, David E. Shaw</i>	
Technology exploration for graphene nanoribbon FETs	272
<i>Mihir Choudhury, Youngki Yoon, Jing Guo, Kartik Mohanram</i>	
Modeling of Failure Probability and Statistical Design of Spin-Torque Transfer Magnetic Random Access Memory (STT MRAM) Array for Yield Enhancement	278
<i>Jing Li, Charles Augustine, Sayeef Salahuddin, Kaushik Roy</i>	
A Progressive-ILP Based Routing Algorithm for Cross-Referencing Biochips	284
<i>Ping-Hung Yuh, Sachin Sapatnekar, Chia-Lin Yang, Yao-Wen Chang</i>	
High-Performance Timing Simulation of Embedded Software	290
<i>Jürgen Schnerr, Oliver Bringmann, Alexander Viehl, Wolfgang Rosenstiel</i>	
Model Checking based Analysis of End-to-end Latency in Embedded, Real-time Systems with Clock Drifts	296
<i>Swarup Mohalik, A. C. Rajeev, Manoj G. Dixit, S. Ramesh, P. Vijay Suman, Paritosh K. Pandya, Shengbing Jiang</i>	
Exploring Locking & Partitioning for Predictable Shared Caches on Multi-Cores	300
<i>Vivy Suhendra, Tulika Mitra</i>	
Miss Reduction in Embedded Processors Through Dynamic, Power-Friendly Cache Design	304
<i>Garo Bournoutian, Alex Orailoglu</i>	

Table of Contents

ESL Hand-off: Fact or EDA Fiction?	310
<i>Hiroyuki Yagi, Eshel Haritan, Gary Smith, Wolfgang Roesner, Hidekazu Tangi, Nikil Dutt, Tim Kogel, Michael McNamara, Giovanni Mancini</i>	
Characterizing Chip-Multiprocessor Variability-Tolerance	313
<i>Sebastian Herbert, Diana Marculescu</i>	
Cache Modeling in Probabilistic Execution Time Analysis	319
<i>Yun Liang, Tulika Mitra</i>	
Multiprocessor Performance Estimation Using Hybrid Simulation	325
<i>Lei Gao, Kingshuk Karuri, Stefan Kraemer, Rainer Leupers, Gerd Ascheid, Heinrich Meyr</i>	
Multithreaded Simulation for Synchronous Dataflow Graphs.....	331
<i>Chia-Jui Hsu, José Luis Pino, Shuvra S. Bhattacharyya</i>	
Design of a Mask-Programmable Memory/Multiplier Array Using G4-FET Technology	337
<i>Jay Brockman, Sheng Li, Peter Kogge, Amit Kashyap, Mohammad Mojarradi</i>	
Programmable Logic Circuits Based on Ambipolar CNFET	339
<i>M. Haykel Ben Jamaa, David Atienza, Yusuf Leblebici, Giovanni De Micheli</i>	
Analog Parallelism in Ring-based VCOs.....	341
<i>Daeik D. Kim, Choongyeun Cho, Jonghae Kim</i>	
Techniques for Fully Integrated Intra-/Inter-chip Optical Communication.....	343
<i>Claudio Favi, Edoardo Charbon</i>	
How to Let Instruction Set Processor Beat ASIC for Low Power Wireless Baseband Implementation: A System Level Approach.....	345
<i>Min Li, Bruno Bougard, David Novo, Liesbet Van Der Perre, Francky Catthoor</i>	
Bounded Lifetime Integrated Circuits.....	347
<i>Puneet Gupta, Andrew B. Kahng</i>	
Collective Computing Based On Swarm Intelligence.....	349
<i>Seetharam Narasimhan, Somnath Paul, Swarup Bhunia</i>	
(Bio)-Behavioral CAD	351
<i>Miodrag Potkonjak, Farinaz Koushanfar</i>	
Next Generation Wireless-Multimedia Devices - Who is up for the Challenge?.....	353
<i>Juan C. Rey, Jan Rabaey, Cormac Conroy, Ikuya Kawasaki, Tuna B. Tarim, Ted Vucurevich</i>	
Statistical Diagnosis of Unmodeled Systematic Timing Effects.....	355
<i>Pouria Bastani, Nicholas Callegari, Li-C. Wang, Magdy S. Abadir</i>	
Multiple Defect Diagnosis Using No Assumptions on Failing Pattern Characteristics	361
<i>Xiaochun Yu, R. D. (Shawn) Blanton</i>	
Precise Failure Localization using Automated Layout Analysis of Diagnosis Candidates	367
<i>Wing Chiu Tam, Osei Poku, R.D. (Shawn) Blanton</i>	
IFRA: Instruction Footprint Recording and Analysis for Post-Silicon Bug Localization in Processors	373
<i>Sung-Boem Park, Subhasish Mitra</i>	
Automatic Architecture Refinement Techniques for Customizing Processing Elements.....	379
<i>Bitia Gorjiara, Daniel Gajski</i>	
Formal Datapath Representation and Manipulation for Implementing DSP Transforms.....	385
<i>Peter A. Milder, Franz Franchetti, James C. Hoe, Markus Püschel</i>	
Symbolic Noise Analysis Approach to Computational Hardware Optimization	391
<i>Arash Ahmadi, Mark Zwolinski</i>	

Table of Contents

Optimizing Imprecise Fixed-Point Arithmetic Circuits Specified by Taylor Series through Arithmetic Transform.....	397
<i>Yu Pang, Katarzyna Radecka</i>	
Parameterized Timing Analysis with General Delay Models and Arbitrary Variation Sources.....	403
<i>Khaled R. Heloue, Farid N. Najm</i>	
DeMOR: Decentralized Model Order Reduction of Linear Networks with Massive Ports	409
<i>Boyuan Yan, Lingfei Zhou, Sheldon X.-D. Tan, Jie Chen, Bruce McGaughy</i>	
Stochastic Integral Equation Solver for Efficient Variation-Aware Interconnect Extraction.....	415
<i>Luca Daniel</i>	
Electric Field Integral Equation Combined with Cylindrical Conduction Mode Basis Functions for Electrical Modeling of Three-dimensional Interconnects	421
<i>Ki Jin Han, Madhavan Swaminathan, Ege Engin</i>	
Driver Waveform Computation for Timing Analysis with Multiple Voltage Threshold Driver Models.....	425
<i>Peter Feldmann, Soroush Abbaspour, Debjit Sinha, Gregory Schaeffer, Revanta Banerji, Hemlata Gupta</i>	
Binary de Bruijn on-Chip Network for a Flexible Multiprocessor LDPC Decoder	429
<i>Hazem Moussa, Amer Baghdadi, Michel Jézéquel</i>	
An Area-Efficient High-Throughput Hybrid Interconnection Network for Single-Chip Parallel Processing	435
<i>Aydin O. Balkan, Gang Qu, Uzi Vishkin</i>	
A Reconfigurable Routing Algorithm for a Fault-Tolerant 2D-Mesh Network-on-Chip	441
<i>Zhen Zhang, Alain Greiner, Sami Taktak</i>	
A Practical Approach of Memory Access Parallelization to Exploit Multiple Off-chip DDR Memories	447
<i>Woo-Cheol Kwon, Sungjoo Yoo, Sung-Min Hong, Byeong Min, Kyu-Myung Choi, Soo-Kwan Eo</i>	
Towards a More Physical Approach to Gate Modeling for Timing, Noise, and Power	453
<i>Peter Feldmann, Soroush Abbaspour</i>	
Transistor Level Gate Modeling for Accurate and Fast Timing, Noise, and Power Analysis.....	456
<i>S. Raja, F. Varadi, M. Becer, J. Geada</i>	
A "True" Electrical Cell Model for Timing, Noise, and Power Grid Verification	462
<i>Noel Menezes, Chandramouli Kashyap, Chirayu Amin</i>	
Challenges in Gate Level Modeling for Delay and SI at 65nm and Below	468
<i>Igor Keller, King Ho Tam, Vinod Kariat</i>	
Addressing Library Creation Challenges from Recent Liberty Extensions.....	474
<i>Richard Trihy</i>	
SystemClick - A Domain-specific Framework for Early Exploration Using Functional Performance Models.....	480
<i>Christian Sauer, Matthias Gries, Hans-Peter Löb</i>	
Applying Passive RFID System to Wireless Headphones for Extreme Low Power Consumption.....	486
<i>Joon Goo Lee, Dongha, Jung Jiho Chu, Seok Joong Hwang, Jong Kook Kim, Janam Ku, Seon Wook Kim</i>	
Pro-VIZOR: Process Tunable Virtually Zero Margin Low Power Adaptive RF for Wireless Systems.....	492
<i>Shreyas Sen, Vishwanath Natarajan, Rajarajan Senguttuvan, Abhijit Chatterjee</i>	
Automated Design of Tunable Impedance Matching Networks for Reconfigurable Wireless Applications.....	498
<i>Arthur Nieuwoudt, Jamil Kawa, Yehia Massoud</i>	
ELIAD: Efficient Lithography Aware Detailed Router with Compact Post-OPC Printability Prediction	504
<i>Minsik Cho, Kun Yuan, Yongchan Ban, David Z. Pan</i>	
Predictive Formulae for OPC with Applications to Lithography-Friendly Routing.....	510
<i>Tai-Chen Chen, Guang-Wan Liao, Yao-Wen Chang,</i>	

Table of Contents

Dose Map and Placement Co-Optimization for Timing Yield Enhancement and Leakage Power Reduction.....	516
<i>Kwangok Jeong, Andrew B. Kahng, Chul-Hong Park, Hailong Yao</i>	
Design-Process Integration for Performance-based OPC Framework.....	522
<i>Siew-Hong Teh, Chun-Huat Heng, Arthur Tay</i>	
An Efficient Incremental Algorithm for Min-Area Retiming.....	528
<i>Jia Wang, Hai Zhou</i>	
Scalable Min-Register Retiming Under Timing and Initializability Constraints	534
<i>Aaron P. Hurst, Alan Mishchenko, Robert K. Brayton</i>	
Merging Nodes Under Sequential Observability	540
<i>Michael L. Case, Victor N. Kravets, Alan Mishchenko, Robert K. Brayton</i>	
N-Variant Design: Methodology and Applications.....	546
<i>Yousra Alkabani, Farinaz Koushanfar</i>	
Verifying Really Complex Systems: On Earth and Beyond.....	552
<i>Andreas Kuehlmann, Rob A. Rutenbar, Anjan Bose, Robert M. Manning, David E. Corman, Anna Newman</i>	
Circuit and Microarchitecture Evaluation of 3D Stacking Magnetic RAM (MRAM) as a Universal Memory Replacement.....	554
<i>Xiangyu Dong, Xiaoxia Wu, Guangyu Sun, Yuan Xie, Helen Li, Yiran Chen</i>	
Automatic Package and Board Decoupling Capacitor Placement Using Genetic Algorithms and M-FDM.....	560
<i>Krishna Bharath, Ege Engin, Madhavan Swaminathan</i>	
Topological Routing to Maximize Routability for Package Substrate.....	566
<i>Shenghua Liu, Guoqiang Chen, Tom Tong Jing, Lei He, Tianpei Zhang, Robi Dutta, Xian-Long Hong</i>	
Low Power Passive Equalizer Optimization Using Tritonic Step Response.....	570
<i>Ling Zhang, Wenjian Yu, Haikun Zhu, Alina Deutsch, George A. Katopis, Daniel M. Dreps, Ernest Kuh, Chung-Kuan Cheng</i>	
Daedalus: Toward Composable Multimedia MP-SoC Design.....	574
<i>H. Nikolov, M. Thompson, T. Stefanov, A. Pimentel, S. Polstra, R. Bose, C. Zissulescu, E. Deprettere</i>	
SystemCoDesigner: Automatic Design Space Exploration and Rapid Prototyping from Behavioral Models	580
<i>Christian Haubelt, Thomas Schlichter, Joachim Keinert, Mike Meredith</i>	
Specify-Explore-Refine (SER): From Specification To Implementation	586
<i>A. Gerstlauer, J. Peng, D. Shin, D. Gajski, A. Nakamura, D. Araki, Y. Nishihara</i>	
Standard Interfaces in Mobile Terminals - Increasing the Efficiency of Device Design and Accelerating Innovation.....	592
<i>Risto Savolainen, Tero Rissa</i>	
Holistic Pathfinding: Virtual Wireless Chip Design for Advanced Technology and Design Exploration	593
<i>Matt Nowak, Jose Corleto, Christopher Chun, Riko Radojeic</i>	
Full-Chip Leakage Analysis in Nano-scale Technologies: Mechanisms, Variation Sources, and Modeling.....	594
<i>Tao Li, Wenjun Zhang, Zhiping Yu</i>	
Multiobjective Optimization of Sleep Vector for Zigzag Power-Gated Circuits in Standard Cell Elements.....	600
<i>Seungwhun Paik, Youngsoo Shin</i>	
Input Vector Control for Post-Silicon Leakage Current Minimization in the Presence of Manufacturing Variability.....	606
<i>Yousra Alkabani, Tammara Massey, Farinaz Koushanfar, Miodrag Potkonjak</i>	
Leakage Power-Aware Clock Skew Scheduling: Converting Stolen Time into Leakage Power Reduction.....	610
<i>Min Ni, Seda Ogrenci Memik</i>	

Table of Contents

Variation-Adaptive Feedback Control for Networks-on-Chip with Multiple Clock Domains	614
<i>Umit Y. Ogras, Radu Marculescu, Diana Marculescu</i>	
Application Mapping for Chip Multiprocessors	620
<i>Guangyu Chen, Feihui Li, S. W. Son, M. Kandemir</i>	
Concurrent Topology and Routing Optimization in Automotive Network Integration	626
<i>Martin Lukaszewicz, Michael Glaß, Christian Haubelt, Jürgen Teich, Richard Regler, Bardo Lang</i>	
A Dynamically-Allocated Virtual Channel Architecture with Congestion Awareness for On-Chip Routers	630
<i>Mingche Lai, Zhiying Wang, Lei Gao, Hongyi Lu, Kui Dai</i>	
Keeping Hot Chips Cool: Are IC Thermal Problems Hot Air?	634
<i>Ruchir Puri, Devadas Varma, Darwin Edwards, Paul Franzon, Stephen Kosonocky, Alan J Weger, Andrew Yang</i>	
Bi-Decomposing Large Boolean Functions via Interpolation and Satisfiability Solving	636
<i>Ruei-Rung Lee, Jie-Hong R. Jiang, Wei-Lun Hung</i>	
Signature Based Boolean Matching in the Presence of Don't Cares	642
<i>Afshin Abdollahi</i>	
The Synthesis of Robust Polynomial Arithmetic with Stochastic Logic	648
<i>Weikang Qian, Marc D. Riedel</i>	
Automatic Synthesis of Clock Gating Logic with Controlled Netlist Perturbation	654
<i>Aaron P. Hurst</i>	
A New Paradigm for Synthesis and Propagation of Clock Gating Conditions	658
<i>Ranan Fraer, Gila Kamhi, Muhammad K. Mhameed</i>	
3-D Semiconductor's: More from Moore	664
<i>Ted Vucurevich</i>	
Tera-Scale Computing and Interconnect Challenges	665
<i>Jerry Bautista</i>	
Design and CAD for 3D Integrated Circuits	668
<i>Paul D. Franzon, W. Rhet Davis, Michael B. Steer, Steve Lipa, Eun Chu Oh, Thor Thorolfsson, Samson Melamed, Sonali Luniya, Tad Doxsee, Stephen Berkeley, Ben Shani, Kurt Obermiller</i>	
Why Should We Do 3D Integration?	674
<i>Wilfried Haensch</i>	
Efficient Monte Carlo based Incremental Statistical Timing Analysis	676
<i>Vineeth Veetil, Dennis Sylvester, David Blaauw</i>	
Generalized Krylov Recycling Methods for Solution of Multiple Related Linear Equation Systems in Electromagnetic Analysis	682
<i>Zuochang Ye, Zhenhai Zhu, Joel R. Phillips</i>	
A Framework for Block-Based Timing Sensitivity Analysis	688
<i>Sanjay V. Kumar, Chandramouli V. Kashyap, Sachin S. Sapatnekar</i>	
Accurate and Analytical Statistical Spatial Correlation Modeling for VLSI DFM Applications	694
<i>Jui-Hsiang Liu, Ming-Feng Tsai, Lumdo Chen, Charlie Chung-Ping Chen</i>	
Non-Parametric Statistical Static Timing Analysis: An SSTA Framework for Arbitrary Distribution	698
<i>Masanori Imai, Takashi Sato, Noriaki Nakayama, Kazuya Masu</i>	
An Integrated Nonlinear Placement Framework with Congestion and Porosity Aware Buffer Planning	702
<i>Tung-Chieh Chen, Ashutosh Chakraborty, David Z. Pan</i>	
Circuit-wise Buffer Insertion and Gate Sizing Algorithm with Scalability	708
<i>Zhanyuan Jiang, Weiping Shi</i>	

Table of Contents

Type-Matching Clock Tree for Zero Skew Clock Gating	714
<i>Chia-Ming Chang, Shih-Hsu Huang, Yuan-Kai Ho, Jia-Zong Lin, Hsin-Po Wang, Yu-Sheng Lu</i>	
Robust Chip-Level Clock Tree Synthesis for SOC Designs	720
<i>Anand Rajaram, David Z. Pan</i>	
Path Smoothing via Discrete Optimization	724
<i>Michael D. Moffitt, David A. Papa, Zhuo Li, Charles J. Alpert</i>	
Stochastic Modeling of a Thermally-Managed Multi-Core System	728
<i>Hwisung Jung, Peng Rong, Massoud Pedram</i>	
Predictive Dynamic Thermal Management for Multicore Systems	734
<i>Inchoon Yeo, Chih Chun Liu, Eun Jung Kim</i>	
Control Theory-based DVS for Interactive 3D Games	740
<i>Yan Gu, Samarjit Chakraborty</i>	
Many-Core Design from a Thermal Perspective	746
<i>Wei Huang, Mircea R. Stan, Karthik Sankaranarayanan, Robert J. Ribando, Kevin Skadron</i>	
Compiler-Driven Register Re-Assignment for Register File Power-Density and Temperature Reduction	750
<i>Xiangrong Zhou, Chenjie Yu, Peter Petrov</i>	
MAPS: An Integrated Framework for MPSoC Application Parallelization	754
<i>J. Ceng, J. Castrillon, W. Sheng, H. Scharwächter, R. Leupers, G. Ascheid, H. Meyr, T. Isshiki, H. Kumieda</i>	
ADAM: Run-time Agent-based Distributed Application Mapping for on-chip Communication	760
<i>Mohammad Abdullah Al Faruque, Rudolf Krist, Jörg Henkel</i>	
Latency and Bandwidth Efficient Communication through System Customization for Embedded Multiprocessors	766
<i>Chenjie Yu, Peter Petrov</i>	
Federation: Repurposing Scalar Cores for Out-of-Order Instruction Issue	772
<i>David Tarjan, Michael Boyer, Kevin Skadron</i>	
ETAHM: An Energy-Aware Task Allocation Algorithm for Heterogeneous Multiprocessor	776
<i>Po-Chun Chang, I-Wei Wu, Jyh-Jiun Shann, Chung-Ping Chung</i>	
A Practical Reconfigurable Hardware Accelerator for Boolean Satisfiability Solvers	780
<i>John D. Davis, Zhangxi Tan, Fang Yu, Lintao Zhang</i>	
Reconfigurable Computing Using Content Addressable Memory for Improved Performance and Resource Usage	786
<i>Somnath Paul, Swarup Bhunia</i>	
Automated Transistor Sizing for FPGA Architecture Exploration	792
<i>Ian Kuon, Jonathan Rose</i>	
TuneFPGA: Post-Silicon Tuning of Dual-Vdd FPGAs	796
<i>Stephen Bijansky, Adnan Aziz</i>	
Strategies for Mainstream Usage of Formal Verification	800
<i>Raj S. Mitra</i>	
Pre-RTL Formal Verification: An Intel Experience	806
<i>Robert Beers</i>	
Challenges in Using System-level Models for RTL Verification	812
<i>Kelvin Ng</i>	
Leveraging Sequential Equivalence Checking to Enable System-level to RTL Flows	816
<i>Pascal Urard, Asma Maalej, Roberto Guizzetti, Nitin Chawla, Venkatram Krishnaswamy</i>	

Table of Contents

Towards Acceleration of Fault Simulation using Graphics Processing Units	822
<i>Kanupriya Gulati, Sunil P. Khatri</i>	
Scan Chain Clustering for Test Power Reduction	828
<i>Melanie Elm, Hans-Joachim Wunderlich, Michael E. Imhof, Christian G. Zoellin, Jens Leenstra, Nicolas Maeding</i>	
On Reliable Modular Testing with Vulnerable Test Access Mechanisms	834
<i>Lin Huang, Feng Yuan, Qiang Xu</i>	
On Tests to Detect Via Opens in Digital CMOS Circuits	840
<i>Sudhakar M. Reddy, Irith Pomeranz, Chen Liu</i>	
Protecting Bus-based Hardware IP by Secret Sharing	846
<i>Jarrod A. Roy, Farinaz Koushanfar, Igor L. Markov</i>	
Design of High Performance Pattern Matching Engine Through Compact Deterministic Finite Automata	852
<i>Piti Piyachon, Yan Luo</i>	
SHIELD: A Software Hardware Design Methodology for Security and Reliability of MPSoCs	858
<i>Krutartha Patel, Sri Parameswaran</i>	
A Multi-resolution AHB Bus Tracer for Real-time Compression of Forward/Backward Traces in a Circular Buffer	862
<i>Yi-Ting Lin, Wen-Chi Shiue, Ing-Jer Huang</i>	
An Embedded Infrastructure of Debug and Trace Interface for the DSP Platform	866
<i>Ming-Chang Hsieh, Chih-Tsun Huang</i>	
IntellBatt: Towards Smarter Battery Design	872
<i>Suman K. Mandal, Praveen S. Bhojwani, Saraju P. Mohanty, Rabi N. Mahapatra</i>	
A Power and Temperature Aware DRAM Architecture	878
<i>Song Liu, Seda Ogrenci Memik, Yu Zhang, Gokhan Memik</i>	
Phase-Adjustable Error Detection Flip-Flops with 2-Stage Hold Driven Optimization and Slack Based Grouping Scheme for Dynamic Voltage Scaling	884
<i>Masanori Kurimoto, Hiroaki Suzuki, Rei Akiyama, Tadao Yamanaka, Haruyuki Ohkuma, Hidehiro Takata, Hirofumi Shinohara</i>	
Temperature Management in Multiprocessor SoCs Using Online Learning	890
<i>Ayse Kivilcim Coskun, Tajana Simunic Rosing, Kenny C. Gross</i>	
DVFS in Loop Accelerators Using BLADES	894
<i>Ganesh Dasika, Shidhartha Das, Kevin Fan, Scott Mahlke, David Bull</i>	
DFM in Practice: Hit or Hype?	898
<i>Juan C. Rey, NS Nagaraj, Andrew Kahng, Rob Aitken, Luigi Capodiceci, Fabian Klass, Cliff Hou, Vivek Singh</i>	
Statistical Modeling and Simulation of Threshold Variation under Dopant Fluctuations and Line-Edge Roughness	900
<i>Yun Ye, Frank Liu, Sani Nassif, Yu Cao</i>	
Efficient Algorithm for the Computation of On-chip Capacitance Sensitivities with respect to a Large Set of Parameters	906
<i>Tarek El-Moselhy, I. M. Elfadel, David Widiger</i>	
Leakage Power Reduction Using Stress-Enhanced Layouts	912
<i>Vivek Joshi, Brian Cline, Dennis Sylvester, David Blaauw, Kanak Agarwal</i>	
A Fast, Analytical Estimator for the SEU-induced Pulse Width in Combinational Designs	918
<i>Rajesh Garg, Charu Nagpal, Sunil P. Khatri</i>	
On the Role of Timing Masking in Reliable Logic Circuit Design	924
<i>Smita Krishnaswamy, Igor L. Markov, John P. Hayes</i>	

Table of Contents

Study of the Effects of MBUs on the Reliability of a 150 nm SRAM Device	930
<i>Juan Antonio Maestro, Pedro Reviriego</i>	
Partial Order Reduction for Scalable Testing of SystemC TLM Designs	936
<i>Sudipta Kundu, Malay Ganai, Rajesh Gupta</i>	
Construction of Concrete Verification Models from C++	942
<i>Malay Haldar, Gagandeep Singh, Saurabh Prabhakar, Basant Dwivedi, Antara Ghosh</i>	
Predictive Runtime Verification of Multi-Processor SoCs in SystemC	948
<i>Alper Sen, Vinit Ogale, Magdy S. Abadir</i>	
Automated Hardware-Independent Scenario Identification	954
<i>Juan Hamers, Lieven Eeckhout</i>	
Predictive Design Space Exploration Using Genetically Programmed Response Surfaces.....	960
<i>Henry Cook, Kevin Skadron</i>	
Efficient System Design Space Exploration Using Machine Learning Techniques	966
<i>Berkin Ozisikyilmaz, Gokhan Memik, Alok Choudhary</i>	
Improve Simulation Efficiency Using Statistical Benchmark Subsetting - An ImplantBench Case Study	970
<i>Zhanpeng Jin, Allen C. Cheng</i>	
Modeling Crosstalk in Statistical Static Timing Analysis	974
<i>Ravikishore Gandikota, David Blaauw, Dennis Sylvester</i>	
Power Gating Scheduling for Power/Ground Noise Reduction.....	980
<i>Hailin Jiang, Malgorzata Marek-Sadowska</i>	
Forbidden Transition Free Crosstalk Avoidance CODEC Design.....	986
<i>Chunjie Duan, Chengyu Zhu, Sunil P. Khatri</i>	
Custom is from Venus and Synthesis from Mars.....	992
<i>Ruchir Puri, William H Joyner, Shekhar Borkar, Ty Garibay, Jonathan Lotz, Robert Montoye</i>	