

Proceedings of **2007** IEEE International  
Workshop on Memory Technology,  
Design, and Testing (MTDT'07)



# Table of Contents

## 2007 IEEE International Workshop on Memory Technology, Design, and Testing (MTDT'07)

Reception Talk		
R-1	System-in-Package design/testing in memory package -- <i>Scott Chen</i>	1
Plenary Speeches (I)		
Chair: <i>Shyh-Jye Jou</i>		
P1-1	Future Challenges and Opportunities of the Memory Industry -- <i>Changhyun Kim</i>	2
P1-2	High-Performance SRAM in Nanoscale CMOS: Design Challenges and Techniques -- <i>Ching-Te Chuang, Saibal Mukhopadhyay, Jae-Joon Kim, Keunwoo Kim, and Rahul Rao</i>	4
P1-3	Value Creation and Technological Convergence by Evolution of Embedded Non-Volatile Memory -- <i>Hideto Hidaka</i>	13
Plenary Speeches (II)		
Chair: <i>Cheng-Wen Wu</i>		
P2-1	Variability, Margins, and Unpredictability: Dealing with Uncertainty in SRAM Design -- <i>Rob Aitken</i>	15
P2-2	Scaling trend of the Flash memory for file storage -- <i>Riichiro Shirota</i>	16
P2-3	Future Trend of Flash Memories -- <i>Yi-Chou Chen and Rich Liu</i>	17
Session T1 : Memory Design (I)		
Session Chair: <i>Meng-Fan Chang</i>		
T1-1	Embedded SRAM Trend in Nano-Scale CMOS -- <i>Hiroiyuki Yamauchi</i>	19
T1-2	Process Variability Considerations in the Design of an eSRAM -- <i>M. Yap San Min, P. Maurine, M. Robert and M. Bastian</i>	23
T1-3	A Controllable Low-Power Dual-Port Embedded SRAM for DSP Processor -- <i>Hao-I Yang, Ming-Hung Chang, Tay-Jyi Lin, Shih-Hao Ou, Siang-Sen Deng, Chih-Wei Liu, and Wei Hwang</i>	27

## Session T2 : Memory Testing

Session Chair: *Shyue-Kung Lu*

T2-1	How Far can We Go in Wireless Testing of Memory Chips and Wafers? (Invited Talk) -- <i>Cheng-Wen Wu</i>	31
T2-2	RAMSES-D: DRAM Fault Simulator Supporting Weighted Coupling Fault -- <i>Yu-Tsao Hsing, Song-Guang Wu and Cheng-Wen Wu</i>	33
T2-3	Resilient SRAM Design Using BIST-Assisted Timing Tracking -- <i>Ya-Chun Lai and Shi-Yu Huang</i>	39
T2-4	Power-Gating Current Test for Static RAM in Nanotechnologies -- <i>Yuan-Wei Chao, Hsin-Ling Chen, Chih-Jong Chen and Tsung-Chu Huang</i>	42
T2-5	An Automatic Design for Flash Memory Testing -- <i>Wei-Lun Wang and Zheng-Wei Song</i>	46

## Session T3 : Memory Device & Process

Session Chair: *Chao-Hsin Chien*

T3-1	Next-Generation Non-Volatile Memory (Invited Talk) -- <i>Ming-Jer Kao</i>	50
T3-2	The Polarity Dependence of ONO Thickness for Wrapped-Select-Gate (WSG) SONOS Memory -- <i>Kuan-Ti Wang, Tien-Sheng Chao, Woei-Cherng Wu and Chao-Sung Lai</i>	51
T3-3	A Novel Poly-Si Nanowire TFT for Nonvolatile Memory Applications -- <i>Hsin-Hwei Hsu, Horng-Chih Lin, Jian-Fu Huang and Tiao-Yuan Huang</i>	55

## Session T4 : Memory Design (II)

Session Chair: *Hsie-Chia Chang*

T4-1	Improving the Speed and Power of Compilable SRAM using Dual-Mode Self- Timed Technique -- <i>Meng-Fan Chang, Shu-Meng Yang, Kuang-Ting Chen, Hung-Jen Liao and Robin Lee</i>	57
T4-2	Vulnerability Analysis of Secure USB Flash Drives -- <i>Hanjae Jeong, Younsung Choi, Woongryel Jeon, Fei Yang, Yunho Lee, Seungjoo Kim and Dongho Won</i>	61
T4-3	Logic-compatible embedded NVM for RFID Application -- <i>C.H. Kuo, J.C. Wang, Yu-Der Chih, James Wang, T.Y. Yew, Der-Shin Shyu, Jim Huang and Kyle Liu</i>	65
T4-4	An ALU Cluster Intellectual Property for Magnetic RAM Media Applications Platform -- <i>Chia-Yi Liou and Herming Chiueh</i>	67

<b>Author Index</b>	<b>71</b>
<b>Committee Members</b>	<b>72</b>
<b>Workshop Site Map</b>	<b>73</b>
<b>Workshop Schedule</b>	<b>74</b>