

Proceedings

THIRTEENTH IEEE EUROPEAN TEST SYMPOSIUM

ETS 2008

25-29 May 2008
Verbania, Italy



Los Alamitos, California
Washington • Tokyo



Table of Contents

13th European Test Symposium

ETS 2008

Foreword	viii
Organizing Committee	ix
Steering Committee	xii
Program Committee	xiii
ETS 2007 Best Paper Award	xiv
Test Technology Technical Council	xv

Keynote Presentations

The Role of Test in Circuits Built with Unreliable Components	3
<i>Antonio Rubio</i>	
The Future is Low Power and Test	4
<i>T. W. Williams</i>	

Testing and Monitoring for High Quality Requirements

Safe Fault Collapsing Based on Dominance Relations	7
<i>Irith Pomeranz and Sudhakar M. Reddy</i>	
A Reliable Architecture for the Advanced Encryption Standard	13
<i>G. Di Natale, M. Doucier, M. L. Flottes, and B. Rouzeyre</i>	

SOC Infrastructure

Bandwidth Analysis for Reusing Functional Interconnect as Test Access Mechanism.....	21
<i>Ardy van den Berg, Pengwei Ren, Erik Jan Marinissen, Georgi Gaydadjiev, and Kees Goossens</i>	
Analog Test Bus Infrastructure for RF/AMS Modules in Core-Based Design	27
<i>Vladimir A. Zivkovic, Frank van der Heyden, Guido Gronthoud, and Frans de Jong</i>	

Advances in RF Testing

Confidence Estimation in Non-RF to RF Correlation-Based Specification Test Compaction.....	35
<i>Nathan Kupp, Petros Drineas, Mustapha Slamani, and Yiorgos Makris</i>	
Built-in Test of Frequency Modulated RF Transmitters Using Embedded Low-Pass Filters.....	41
<i>Rajarajan Senguttuvan, Hyun Choi, Donghoon Han, and Abhijit Chatterjee</i>	
Using Temperature as Observable of the Frequency Response of RF CMOS Amplifiers	47
<i>E. Aldrete-Vidrio, M.A. Salhi, J. Altet, S. Grauby, D. Mateo, H. Michel, L. Clerjaud, J.M. Rampnoux, A. Rubio, W. Claeys, and S. Dilhaire</i>	

Safe Test Generation and Design Validation

A Capture-Safe Test Generation Scheme for At-Speed Scan Testing.....	55
<i>X. Wen, K. Miyase, S. Kajihara, H. Furukawa, Y. Yamato, A. Takashima, K. Noda, H. Ito, K. Hatayama, T. Aikyo, and K. K. Saluja</i>	
Temporally Extended High-Level Decision Diagrams for PSL Assertions Simulation.....	61
<i>Maksim Jenihhin, Jaan Raik, Anton Chepurov, and Raimund Ubar</i>	
On Bypassing Blocking Bugs during Post-Silicon Validation.....	69
<i>Ehab Anis Daoud and Nicola Nicolici</i>	

News from Memory Test

Applying March Tests to K-Way Set-Associative Cache Memories	77
<i>Simone Alpe, Stefano Di Carlo, Paolo Prinetto, and Alessandro Savino</i>	
Hierarchical Code Correction and Reliability Management in Embedded nor Flash Memories.....	84
<i>Benoit Godard, Jean-Michel Daga, Lionel Torres, and Gilles Sassatelli</i>	
Self-Programmable Shared BIST for Testing Multiple Memories	91
<i>Swapnil Bahl and Vishal Srivastava</i>	

Diagnosis: New Concepts and Industrial Application

Bridge Defect Diagnosis for Multiple-Voltage Design	99
<i>Saqib Khurshheed, Paul Rosinger, Bashir M. Al-Hashimi, Sudhakar M. Reddy, and Peter Harrod</i>	
Diagnose Multiple Stuck-at Scan Chain Faults.....	105
<i>Yu Huang, Wu-Tung Cheng, and Ruifeng Guo</i>	

Delay Faults: Simulation, Test Generation and DFT

A Simulator of Small-Delay Faults Caused by Resistive-Open Defects.....	113
<i>Alejandro Czutro, Nicolas Houarche, Piet Engelke, Ilia Polian, Mariane Comte, Michel Renovell, and Bernd Becker</i>	
Critical Path Selection for Delay Test Considering Coupling Noise	119
<i>Rajeshwary Tayade and Jacob A. Abraham</i>	
Low Overhead Partial Enhanced Scan Technique for Compact and High Fault Coverage Transition Delay Test Patterns.....	125
<i>Seongmoon Wang and Wenlong Wei</i>	

SoC Testing

Accelerated Shift Registers for X-tolerant Test Data Compaction.....	133
<i>Martin Hilscher, Michael Braun, Michael Richter, Andreas Leininger, and Michael Gösse</i>	
An Innovative and Low-Cost Industrial Flow for Reliability Characterization of SoCs.....	140
<i>D. Appello, P. Bernardi, R. Cagliesi, M. Giancarlini, and M. Grosso</i>	

On-Chip Resources for Mixed-Signal Devices

An Improved Algorithm to Identify the Test Stimulus in Histogram-Based A/D Converter Testing 149
Korhonen Esa and Kostamovaara Juha

Solutions for Yield Enhancement

Jitter Decomposition in High-Speed Communication Systems..... 157
Qingqi Dou and Jacob A. Abraham

On-Line Checking

Risks for Signal Integrity in System in Package and Possible Remedies 165
Daniele Rossi, Paolo Angelini, Cecilia Metra, Giovanni Campardo, and Gianpietro Vanalli

Function-Inherent Code Checking: A New Low Cost On-Line Testing
Approach for High Performance Microprocessor Control Logic 171
Cecilia Metra, Daniele Rossi, Martin Omana, Abhijit Jas, and Rajesh Galivanche

Soft Error Mitigation

Tunable Transient Filters for Soft Error Rate Reduction in Combinational Circuits..... 179
Quming Zhou, Mihir R. Choudhury, and Kartik Mohanram

Selective Hardening in Early Design Steps 185
Christian G. Zoellin, Hans-Joachim Wunderlich, Ilija Poljan, and Bernd Becker

Convolutional Coding for SEU mitigation..... 191
Laura Frigerio, Matteo Alan Radaelli, and Fabio Salice

ETS07 Best Paper

Adaptive Debug and Diagnosis without Fault Dictionaries 199
Stefan Holst and Hans-Joachim Wunderlich

Author Index 205