

2008 Symposium on Application Specific Processors

**Anaheim, CA
8-9 June 2008**



IEEE Catalog Number:
ISBN 13:

CFP08SPP-PRT
978-1-4244-2333-0

Table of Contents

Custom Processor Core Construction from C Code	1
<i>Jelena Trajkovic, Daniel D. Gajski</i>	
Resource Sharing in Custom Instruction Set Extensions	7
<i>Marcela Zuluaga, Nigel Topham</i>	
Custom Instruction Generation with High-Level Synthesis	14
<i>Kenshu Seto, Masahiro Fujita</i>	
Application Acceleration with the Explicitly Parallel Operations System - the EPOS Processor	20
<i>Alexandros Papakonstantinou, Deming Chen, Wen-Mei Hwu</i>	
Design and Architectural Exploration of Expression-Grained Reconfigurable Arrays	26
<i>Giovanni Ansaloni, Paolo Bonzini, Laura Pozzi</i>	
Retargeting, Evaluating, and Generating Reconfigurable Array-Based Architectures	34
<i>Carlos Morra, João M. P. Cardoso, João Bispo, Jürgen Becker</i>	
An FPGA Design Space Exploration Tool for Matrix Inversion Architectures	42
<i>Ali Irturk, Bridget Benson, Shahnam Mirzaei, Ryan Kastner</i>	
Proving Functional Correctness of Weakly Programmable IPs - A Case Study with Formal Property Checking	48
<i>Sacha Loitz, Markus Wedler, Christian Brehm, Timo Vogt, Norbert Wehn, Wolfgang Kunz</i>	
Extensible On-Chip Peripherals	55
<i>Bharat Sukhwani, Alessandro Forin, Richard Neil Pittman</i>	
Thermal-aware Design Considerations for Application-Specific Instruction Set Processor	63
<i>Hai Lin, Guangyu Sun, Yunsi Fei, Yuan Xie, Anand Sivasubramaniam</i>	
Application Specific Low Latency Instruction Cache for NAND Flash Memory Based Embedded Systems	69
<i>Kwangyoon Lee, Alex Orailoglu</i>	
An Efficient Design Space Exploration Methodology for On-Chip Multiprocessors Subject to Application-Specific Constraints	75
<i>Gianluca Palermo, Cristina Silvano, Vittorio Zaccaria</i>	
AMPLE: An Adaptive Multi-Performance Processor for Low-Energy Embedded Applications	83
<i>Tohru Ishihara, Seiichiro Yamaguchi, Yuriko Ishitobi, Tadayuki Matsumura Yuji Kunitake, Yuichiro Oyama, Yusuke Kaneda, Masanori Muroyama, Toshinori Sato</i>	
Energy and thermal tradeoffs in hardware-based load balancing for clustered multi-core architectures implementing power gating	89
<i>Enric Musoll</i>	
System-Level Performance Estimation for Application-Specific MPSoC Interconnect Synthesis	95
<i>Po-Kuan Huang, Matin Hashemi, Soheil Ghiasi</i>	
Accelerating Compute-Intensive Applications with GPUs and FPGAs	101
<i>Shuai Che, Jie Li, Jeremy W. Sheaffer, Kevin Skadron, John Lach</i>	
TRaX: A Multi-Threaded Architecture for Real-Time Ray Tracing	108
<i>Josef Spjut, Daniel Kopta, Erik Brunvand</i>	
Multi-core Architectures with Dynamically Reconfigurable Array Processors for the WiMAX Physical Layer	115
<i>Wei Han, Ying Yi, Mark Muir, Ioannis Nouisias, Tughrul Arslan, Ahmet T. Edorgan</i>	
An MDCT Hardware Accelerator for MP3 Audio	121
<i>Xingdong Dai, Meghanad D. Wagh</i>	