

Proceedings

**The 19th IEEE/IFIP International Symposium on
Rapid System Prototyping**

RSP 2008

**2-5 June 2008
Monterey, California**

Sponsored by

**IEEE Reliability Society
IFIP WG 10.5**



**Los Alamitos, California
Washington • Tokyo**



Table of Contents

The 19th IEEE/IFIP International Symposium on Rapid System Prototyping

RSP 2008

Message from the General Chairs	viii
Message from the Organizing Chair	ix
Message from the Program Chairs.....	x
Conference Committee	xi
Acknowledgments.....	xii

Keynotes

The RTSJ for Prototyping Real-Time Systems: A Case Study.....xiv <i>Greg Bollella</i>	
Multi-Dimensional Model Based Engineering Using AADLxv <i>Bruce Lewis and Peter Feiler</i>	
Testing Automotive System Prototypes Far before Driving on the Proving Ground.....xix <i>Eric Sax and Stefan Abendroth</i>	

Session 1: System Specification

RealSpec: An Executable Specification Language for Prototyping Concurrent Systems 3 <i>Amir A. Khwaja and Joseph E Urban</i>	
Using MDE for the Rapid Prototyping of Space Critical Systems..... 10 <i>J�erome Hugues, Maxime Perrotin, and Thanassis Tsiodras</i>	
Functional DIF for Rapid Prototyping..... 17 <i>William Plishker, Nimish Sane, Mary Kiemb, Kapil Anand, and Shuvra S. Bhattacharyya</i>	

Session 2: Embedded Software Design

High-Level Estimation of Execution Time and Energy Consumption for Fast Homogeneous MPSoCs Prototyping 27 <i>Sergio Johann Filho, Alexandra Aguiar, C�esar Augusto Missio Marcon, and Fabiano Passuelo Hessel</i>	
Software for Multi Processor System on Chip: Moving an MPEG4 Decoder from Generic RISC Platforms to CELL 34 <i>Ludovic Demontes, Marius Bonaciu, and Paul Amblard</i>	
Multi-CPU/FPGA Platform Based Heterogeneous Multiprocessor Prototyping: New Challenges for Embedded Software Designers 41 <i>Benaoumeur Senouci, Abdellah.M Kouadri.M, Fr�ed�eric Rousseau, and Fr�ed�eric Petrot</i>	

Session 3: MPSoC Design

Configurable Heterogeneous MPSoC Architecture Exploration Using Abstraction Levels	51
<i>Hao Shen, Patrice Gerin, and Frédéric Pétrot</i>	
An Automated Design Flow for NoC-based MPSoCs on FPGA.....	58
<i>Slobodan Lukovic and Leandro Fiorin</i>	
Integrating Abstract NoC Models within MPSoC Design	65
<i>Edson Ifarraguirre Moreno, Katalin Maria Popovici, Ney Laert Vilar Calazans, and Ahmed Amine Jerraya</i>	

Session 4: Methodology

Automation of Communication Refinement and Hardware Synthesis within a System-Level Design Methodology.....	75
<i>Laurent Moss, Marc-André Cantin, Guy Bois, and El Mostapha Aboulhamid</i>	
A Methodology for Wireless Sensor Network Prototyping with Sophisticated Debugging Support.....	82
<i>Heiko Hinkelmann, Andreas Reinhardt, and Manfred Glesner</i>	
Design Flow for Reconfiguration Based on the Overlaying Concept.....	89
<i>Andre Meisel, Alexander Draeger, Sven Schneider, and Wolfram Hardt</i>	

Session 5: Verification

A Coverage-Driven Constraint Random-Based Functional Verification Method of Memory Controller	99
<i>Yingpan Wu, Lixin Yu, Lidong Lan, and Haiyang Zhou</i>	
Requirement Traceability in Software Development Process: An Empirical Approach.....	105
<i>Sabnam Sengupta, Ananya Karjilal, and Swapan Bhattacharya</i>	
Dynamic Adaptation of Hardware-Software Scheduling for Reconfigurable System-on-Chip	112
<i>Fakhreddine Ghaffari, Benoit Miramond, and François Verdier</i>	

Session 6: FPGA Design

A Multi-MicroBlaze Based SOC System: From SystemC Modeling to FPGA Prototyping	121
<i>Susan Xu and Hugh Pollitt-Smith</i>	
From Application to ASIP-based FPGA Prototype: A Case Study on Turbo Decoding	128
<i>Olivier Muller, Amer Baghdadi, and Michel Jézéquel</i>	
A Prototype of Trusted Platform Functionality on Reconfigurable Hardware for Bitstream Updates	135
<i>Benjamin Glas, Alexander Klimm, David Schwab, Klaus d. Müller-Glaser, and Jürgen Becker</i>	
Co-design Architecture and Implementation for Point-Based Rendering on FPGAs	142
<i>Mateusz Majer, Stefan Wildermann, Josef Angermeier, Stefan Hanke, and Jürgen Teich</i>	

Session 7: Image Processing

Implementation Strategies for Statistical Codec Designs in H.264/AVC Standard	151
<i>X.H. Tian, T.M. Le, X. Jiang, and Y. Lian</i>	

ASIP-controlled Inverse Integer Transform for H.264/AVC Compression	158
<i>N.T. Ngo, T.T.T. Do, T.M. Le, Y.S. Kadam, and A. Bermak</i>	
A Novel System-on-Chip Architecture for Efficient Image Processing	165
<i>V. Mariatos, K.D. Adaos, and G.P. Alexiou</i>	
<u>Session 8: Case Studies</u>	
Application Specific Instruction Sets and their Impact on the Design Space Requirements of a Hardware Java Virtual Machine	175
<i>Ryan Wood, Joseph C. Libby, and Kenneth B. Kent</i>	
Flexible Software-Hardware Network Intrusion Detection System	182
<i>Ryan Proudfoot, Kenneth Kent, Eric Aubanel, and Nan Chen</i>	
MAJIC: A Java Application for Controlling Multiple, Heterogeneous Robotic Agents	189
<i>Gregory P. Ball, Kevin Squire, Craig Martell, and Man-Tak Shing</i>	
Bandwidth Requirement Determination for a Digitally Controlled Cavity Synchronisation in a Heavy Ion Synchrotron Using Ptolemy II.....	196
<i>Christopher Spies, Peter Zipf, Manfred Glesner, and Harald Klingbeil</i>	
Author Index	203