

2008 IEEE International Symposium on Nanoscale Architectures

**Anaheim, CA
12-13 June 2008**



**IEEE Catalog Number:
ISBN 13:**

**CFP08DTD-PRT
978-1-4244-2552-5**

Table of Contents

System Level Performance Analysis of Carbon Nanotube Global Interconnects for Emerging Chip Multiprocessors.....	1
<i>Sudeen Pasricha, Fadi Kurdahi, Nikil Dutt</i>	
Online Test and Fault-Tolerance For Nanoelectronic Programmable Logic Arrays.....	8
<i>Saturnino Garcia, Alex Orailoglu</i>	
Assessing Random Dynamical Network Architectures for Nanoelectronics	16
<i>Christof Teuscher, Natali Gulbahce, Thimo Rohlf</i>	
Locality Aware Redundancy Allocation in Nanoelectronic Systems.....	24
<i>Wenjing Rao, Alex Orailoglu, Keith Marzullo</i>	
A DSP Nanosystem with Defect Tolerance.....	32
<i>Weiguo Tang, Lei Wang</i>	
A Votorless Strategy for Defect Tolerant Nano-Architectures.....	38
<i>A. Namazi, M. Nourani, M. Saquib</i>	
Defect Tolerance in QCA-Based PLAs	46
<i>Michael Crocker, X. Sharon Hu, Michael Niemier</i>	
On Brain-inspired Connectivity and Hybrid Network Topologies.....	54
<i>Basheer A. M. Madappuram, Valeriu Beiu, Peter M. Kelly, Laim J. McDauid</i>	
Reconfigurable BDD based Quantum Circuits	62
<i>Soumya Eachempati, Vinay Saripalli, N. Vijaykrishnan, Suman Datta</i>	
Single Electron Tunneling Delay Insensitive and Fluctuation Based Computation Paradigms and Circuits.....	69
<i>Saleh Safiruddin, Sorin Dan Cotofana, Ferdinand Peper</i>	
Evaluation of Multiple Supply and Threshold Voltages for Low-Power FinFET Circuit Synthesis	77
<i>Prateek Mishra, Anish Muttreja, Niraj K. Jha</i>	
Spike-Timing-Dependent Learning in Memristive Nanodevices.....	85
<i>Greg S. Snider</i>	
rFPGA: CMOS-Nano Hybrid FPGA Using PRAM Components.....	93
<i>Ming Liu, Wei Wang</i>	