

2008 IEEE Symposium on VLSI Circuits

**Honolulu, HI
18-20 June 2008**



IEEE Catalog Number:
ISBN 13:

CFP08VLS-PRT
978-1-4244-1804-6

Table of Contents

Next Generation Micro-power Systems	1
<i>Anantha P. Chandrakasan, Denis C. Daly, Joyce Kwong, Yogesh K. Ramadass</i>	
Power-Efficient Heterogeneous Parallelism for Digital Convergence	5
<i>Kunio Uchiyama</i>	
A Low Power 6-bit Flash ADC with Reference Voltage and Common-Mode Calibration	9
<i>Chun-Ying Chen, Michael Le, Kwang Young Kim</i>	
A 7.6 mW 1.75 GS/s 5 bit Flash A/D converter in 90 nm digital CMOS	11
<i>Bob Verbruggen, Piet Wambacq, Maarten Kuijk, Geert Van der Plas</i>	
A 6-bit 5-GSample/s Nyquist A/D Converter in 65nm CMOS	13
<i>Michael Choi, Jungeun Lee, Jungho Lee, Hongrak Son</i>	
A 10.3GS/s 6bit (5.1 ENOB at Nyquist) Time-Interleaved/Pipelined ADC Using Open-Loop Amplifiers and Digital Calibration in 90nm CMOS	15
<i>Ali Nazemi, Carl Grace, Lanny Lewyn, Bilal Kobeissy, Oscar Agazzi,, Paul Voois, Cindra Abidin, George Eaton, Mahyar Kargar, Cesar Marquez, Sumant Ramprasad, Federico Bollo, Vladimir A. Posse, Stephen Wang, Georgios Asmanis</i>	
A 167-processor 65 nm Computational Platform with Per-Processor Dynamic Supply Voltage and Dynamic Clock Frequency Scaling	17
<i>Dean Truong, Wayne Cheng, Tinoosh Mohsenin, Zhiyi Yu, Toney Jacobson, Gouri Landge, Michael Meeuwssen, Christine Watnik, Paul Mejia, Anh Tran, Jeremy Webb, Eric Work, Zhibin Xiao, Bevan Baas</i>	
A 26mW 6.4GFLOPS Multi-Core Stream Processor for Mobile Multimedia Applications	19
<i>You-Ming Tsao, Chih-Hao Sun, Yu-Cheng Lin, Ka-Hang Lok, Chia-Jung Hsu, Shao-Yi Chien, Liang-Gee Chen</i>	
The Brain Mimicking Visual Attention Engine: An 80x60 Digital Cellular Neural Network for Rapid Global Feature Extraction	21
<i>Seungjin Lee, Kwanho Kim, Minsu Kim, Joo-Young Kim, Hoi-Jun Yoo</i>	
A 100 GOPS In-vehicle Vision Processor for Pre-crash Safety Systems Based on a Ring Connected 128 4-Way VLIW Processing Elements	23
<i>Shorin Kyo, Shin'ichiro Okazaki, Takuya Koga, Fumiyuki Hidano</i>	
A 350μW CMOS MSK Transmitter and 400μW OOK Super-Regenerative Receiver for Medical Implant Communications	25
<i>Jose L. Bohorquez, Joel L. Dawson, Anantha P. Chandrakasan</i>	
A 5GHz Fully Integrated Super-regenerative Receiver with On-chip Slot Antenna in 0.13μm CMOS	27
<i>Dan Shi, Nader Behdad, Jia-Yi Chen, Michael P. Flynn</i>	
A Direct Conversion Receiver Adopting Balanced Three-phase Analog System	29
<i>Takafumi Yamaji, Tetsuro Itakura, Takeshi Ueno</i>	
A Direct-Conversion CMOS RF Receiver Reconfigurable from 2GHz to 6GHz	31
<i>Jaewoo Park, Shin-Nyoung Kim, Ji-Hwan Seok, Yong-Seong Roh, Changsik Yoo, Kyoohyun Lim, Jongsik Kim*</i>	
Large-Scale Read/Write Margin Measurement in 45nm CMOS SRAM Arrays	33
<i>Zheng Guo, Andrew Carlson, Liang-Teck Pang, Kenneth Duong, Tsu-Jae King Liu, Borivoje Nikolic</i>	
Characterization of Bit Transistors in a Functional SRAM	35
<i>Xiaowei Deng, Wah Kit Loh, Beena Pious, Theodore W. Houston, Larry Liu, Bashar Khan, Dan Corum, Jayesh Raval, John Gertas, Foong-Ying Rousey, Johnny Steck, Chupong Suwannakinthorn, Randy McKee</i>	
A 0.7V Single-Supply SRAM with 0.495μm² cell in 65nm technology utilizing Self-Write-Back Sense Amplifier and Cascaded Bit Line Scheme	37
<i>Keiichi Kushida, Azuma Suzuki, Gou Fukano, Atsushi Kawasumi, Osamu Hirabayashi, Yasuhisa Takeyama, Takahiko Sasaki, Akira Katayama, Yuuki Fujimura, Tomoaki Yabe</i>	

Table of Contents

5.4 PVT-Variations and Supply-Noise Tolerant 45nm Dense Cache Arrays with Diffusion-Notch-Free (DNF) 6T SRAM Cells and Dynamic Multi-Vcc Circuits	39
<i>M. Khellah, N. S. Kim, Y. Ye, D. Somasekhar, T. Karnik, N. Borkar, F. Hamzaoglu, T. Coan, Y. Wang, K. Zhang, C. Webb, V. De</i>	
A 70dB MTPR Integrated Programmable Gain/Bandwidth 4th-Order Chebyshev Highpass Filter for ADSL/VDSL Receivers in 65nm CMOS.....	41
<i>Fang Lin, Xinyu Yu, Sumant Ranganathan, Tom Kwan</i>	
A 40Gb/s Low-Power Analog Equalizer in 0.13 m CMOS Technology	43
<i>Jian-Hao Lu, Ke-Hou Chen, Shen-Iuan Liu</i>	
A Merged CMOS Digital Near-End Crosstalk Canceller and Analog Equalizer for Multi-Lane Serial-Link Receivers.....	45
<i>Jian-Hao Lu, Ke-Hou Chen, An-Ming Lee, Ting-Ying Wu, Shen-Iuan Liu</i>	
A 12-Gb/s 11-mW Half-Rate Sampled 5-Tap Decision Feedback Equalizer with Current-Integrating Summers in 45-nm SOI CMOS Technology.....	47
<i>Timothy O. Dickson, John F. Bulzacchelli, Daniel J. Friedman</i>	
Next Generation Intel® Micro-architecture (Nehalem) Clocking Architecture	49
<i>Nasser Kurd, Jonathan Douglas, Praveen Mosalikanti, Rajesh Kumar</i>	
A small-delay defect detection technique for dependable LSIs	51
<i>Koichiro Noguchi, Koichi Nose, Toshinobu Ono, Masayuki Mizuno</i>	
Sensor Data Retrieval Using Alignment Independent Capacitive Signaling	53
<i>Yu-Shiang Lin, Dennis Sylvester, David Blaauw</i>	
Characterizing Sampling Aperture of Clocked Comparators.....	55
<i>M. Jeeradit, J. Kim, B. Leibowitz, P. Nikaeen, V. Wang, B. Garlepp, C. Werner</i>	
A 1.2V 30mW 8b 800MS/s Time-interleaved ADC in 65nm CMOS	57
<i>Wei-Hsuan Tu, Tzung-Hung Kang</i>	
A 1.2V 250mW 14b 100MS/s Digitally Calibrated Pipeline ADC in 90nm CMOS.....	59
<i>Hans Van de Vel, Berry Buter, Hendrik van der Ploeg, Maarten Vertregt, Govert Geelen, Edward Paulus</i>	
A 64 Channel Programmable Closed-loop Deep Brain Stimulator with 8 Channel Neural Amplifier and Logarithmic ADC	61
<i>Jongwoo Lee, Hyo-Gyuem Rhew, Daryl Kipke, Michael Flynn</i>	
A 1-V 450-nW Fully Integrated Biomedical Sensor Interface System	63
<i>Xiaoyuan Xu, Xiaodan Zou, Libin Yao, Yong Lian</i>	
An efficient high-resolution 11-bit noise-shaping multipath gated ring oscillator TDC	65
<i>Matthew Z. Strayer, Michael H. Perrott</i>	
Digital Frequency Detector based on Multiphase Ring Oscillator	67
<i>Choong-Yul Cha, Minjae Lee, Jaesup Lee, Taewook Kim</i>	
93.5~109.4GHz CMOS Injection-locked Frequency Divider with 15.3% locking range.....	69
<i>Lan-Chou Cho, Kun-Hung Tsai, Chao-Ching Hung, Shen-Iuan Liu</i>	
A 2.5-GHz 860μW Charge-Recycling Fractional-N Frequency Synthesizer in 130nm CMOS	71
<i>Dongmin Park, Woojae Lee, Sehyung Jeon, SeongHwan Cho</i>	
A Wideband Supply Modulator for 20MHz RF Bandwidth Polar PAs in 65nm CMOS.....	73
<i>R. Shrestha, R.A.R Van der Zee, A.J.M de Graauw, B. Nauta</i>	
A Multi-Mode Multi-band CMOS Direct-Conversion Mobile-TV Tuner for DVB-H/T and T-DMB/DAB Applications.....	75
<i>Myung-Woon Hwang, Moonkyung Ahn, Sungho Beck, Jeong-Cheol Lee, Seokyong Hong, Sunghyuk Lee, Seongheon Jeong, Seungbum Lim, Hyunha Cho, Young-jin Kim, In-Chul Hwang, Jongsik Kim</i>	

Table of Contents

A Quad Band WCDMA Transceiver with Fractional local divider	77
<i>Hiroshi Kamizuma, Taizo Yamawaki, Yukinori Akamine, Koji Maeda, Satoshi Tanaka, Kazuhiko Hikasa</i>	
All-Digital Out-phasing Modulator for a Software-Defined Transmitter	79
<i>Mohammad. E. Heidari, Minjae Lee, Asad A. Abidi</i>	
A 256mW Full-HD H.264 High-Profile CODEC Featuring Dual Macroblock-Pipeline Architecture in 65nm CMOS.....	81
<i>Kenichi Iwata, Seiji Mochizuki, Tetsuya Shibayama, Fumitaka Izuhara, Hiroshi Ueda, Koji Hosogi, Hiroaki Nakata, Masakazu Ehama, Toru Kengaku, Takuichiro Nakazawa, Hiromi Watanabe</i>	
An H.264/AVC Scalable Extension and High Profile HDTV 1080p Encoder Chip.....	83
<i>Yi-Hau Chen, Tzu-Der Chuang, Yu-Jen Chen, Chung-Te Li, Chia-Jung Hsu, Shao-Yi Chien, Liang-Gee Chen</i>	
An H.264/AVC High422 Profile and MPEG-2 422 Profile Encoder LSI for HDTV Broadcasting Infrastructures	85
<i>Koyo Nitta, Mitsuo Ikeda, Hiroe Iwasaki, Takayuki Onishi, Takashi Sano, Atsushi Sagata, Yasuyuki Nakajima, Minoru Inamori, Takeshi Yoshitome, Hiroaki Matsuda, Ryuichi Tanida, Atsushi Shimizu, Ken Nakamura, Jiro Naganuma</i>	
A 2/4/8 antennas configurable diversity OFDM receiver for mobile HDTV Application	87
<i>Tomohisa Wada, Takashi Iida, Hiroyuki Mizutani, Sadanori Sakaguchi, Shuji Murakami, Atsushi Shimizu</i>	
A Low Noise, Wideband Digital Phase-locked Loop based on a New Time-to-Digital Converter with Subpicosecond Resolution.....	89
<i>Minjae Lee, Mohammad E. Heidari, Asad A. Abidi</i>	
A 0.4ps-RMS-Jitter 1-3GHz Ring-Oscillator PLL using Phase-Noise Preamplification.....	91
<i>Zhiheng Cao, Yunchu Li, Shouli Yan</i>	
RF Transceiver and Wireless Calibration of On-Chip Frequency Reference for a True Single Chip Radio	93
<i>Y. Ding, Y. Su, C. Cao, J.-J. Lin, H. Wu, M. Hwang, R. Fox, J. E. Brewer, K. K. O</i>	
A 100Mbps, 0.41mW, DC-960MHz Band Impulse UWB Transceiver in 90nm CMOS.....	95
<i>Lechang Liu, Yoshio Miyamoto, Zhiwei Zhou, Kosuke Sakaida, Ryu Jisun, Koichi Ishida, Makoto Takamiya, Takayasu Sakurai</i>	
A Fully Logic-Process-Compatible, 3-Transistor, SESO-memory Cell Featuring 0.1-FIT/Mb Soft Error, 100-MHz Random Cycle, and 100-ms Retention	97
<i>N. Kameshiro, T. Watanabe, T. Ishii, T. Mine, T. Sano, H. Ibe, S. Akiyama, K. Yanagisawa, T. Ipposhi, T. Iwamatsu, Y. Takahashi</i>	
Novel Co-design of NAND Flash Memory and NAND Flash Controller Circuits for sub-30nm Low-Power High-Speed Solid-State Drives (SSD).....	99
<i>Ken Takeuchi</i>	
A 16Gb/s/link, 64GB/s Bidirectional Asymmetric Memory Interface Cell.....	101
<i>Ken Chang, Haechang Lee, Jung-Hoon Chun, Ting Wu, TJ Chin, Kambiz Kaviani, Jie Shen, Xudong Shi, Wendem Beyene, Yohan Frans, Brian Leibowitz, Nhat Nguyen, Fredy Quan, Jared Zerbe, Rich Perego, Fari Assaderaghi</i>	
A 16-Gb/s Differential I/O Cell with 380fs RJ in an Emulated 40nm DRAM Process	103
<i>Nhat Nguyen, Yohan Frans, Brian Leibowitz, Simon Li, Reza Navid, Marko Aleksic, Fred Lee, Fredy Quan, Jared Zerbe, Rich Perego, Fari Assaderaghi</i>	
Single-Inductor Dual-Output DC-DC Converters with High Light-Load Efficiency and Minimized Cross-Regulation for Portable Devices	105
<i>Ming-Hsin Huang, Ke-Horng Chen, Wei-Hsin Wei</i>	
Adaptive Step-Down Switched-Capacitor Power Converter with z-Domain Observation-Based Line-Load Regulation.....	107
<i>Minkyu Song, Inshad Chowdhury, Dongsheng Ma, A. Paul Brokaw</i>	

Table of Contents

An SC Voltage Regulator with Novel Area-Efficient Continuous Output Regulation by Dual-Branch Interleaving Control Scheme	109
<i>Feng Su, Wing-Hung Ki, Chi-Ying Tsui</i>	
A Very Low Column FPN and Row Temporal Noise 8.9 M-Pixel, 60 fps CMOS Image Sensor with 14bit Column Parallel SA- ADC	111
<i>S. Matsuo, T. Bales, M.Shoda, S.Osawa, B. Almond, Y. Mo, J. Gleason, T. Chow, I. Takayanagi</i>	
A Sub-μs Wake-up Time Power Gating Technique with Bypass Power Line for Rush Current Support	113
<i>Ken-ichi Kawasaki, Tetsuyoshi Shiota, Koichi Nakayama, Atsuki Inoue</i>	
Dynamic Voltage Boost (DVB) Method for Improving Power Integrity of Low-Power Multi-Processor SoCs	115
<i>Yusuke Kanno, Kenichi Yoshizumi, Yoshihiko Yasu, Koichiro Ishibashi, Hiroyuki Mizuno</i>	
Experimental Evaluation of Digital-Circuit Susceptibility to Voltage Variation in Dynamic Frequency Scaling.....	117
<i>Mitsuya Fukazawa, Masanori Kurimoto, Rei Akiyama, Hidehiro Takata, Makoto Nagata</i>	
A 1.1V 35μm \times 35μm thermal sensor with supply voltage sensitivity of 2$^{\circ}$C/10%-supply for thermal management on the SX-9 supercomputer.....	119
<i>Eisuke Saneyoshi, Koichi Nose, Mikihiro Kajita, Masayuki Mizuno</i>	
A 1Gbps Mixed-Signal Analog Front End for a 60GHz Wireless Receiver	121
<i>David A. Sobel, Robert W. Brodersen</i>	
19.2mW 2Gbps CMOS Pulse Receiver for 60GHz Band Wireless Communication	123
<i>Ahmet Oncu, Minoru Fujishima</i>	
A Dual-band 61.4~63GHz/75.5~77.5GHz CMOS Receiver in a 90nm Technology	125
<i>Ke-Hou Chen, Chihun Lee, Shen-Iuan Liu</i>	
Circuit Performance Characterization of Digital 45-nm CMOS Technology for Applications around 110 GHz	127
<i>R.A. Aroca, A. Tomkins, Y. Doi, T. Yamamoto, S.P. Voinigescu</i>	
Time-to-Digital Converter with Vernier Delay Mismatch Compensation for High Resolution On-Die Clock Jitter Measurement.....	129
<i>Tetsutaro Hashimoto, Hirotaka Yamazaki, Atsushi Muramatsu, Tomio Sato, Atsuki Inoue</i>	
In-Situ Jitter Tolerance Measurement Technique for Serial I/O	131
<i>James E. Jaussi, Ganesh Balamurugan, Joseph Kennedy, Frank O'Mahony, Mozhgan Mansuri, Randy Mooney, Bryan Casper, Un-Ku Moon</i>	
Phase Correction of a Resonant Clocking System Using Resonant Interpolators	133
<i>Li-min Lee, Chih-Kong Ken Yang</i>	
A Multi Standard 1.5 to 10Gb/s Latch-Based 3-Tap DFE Receiver with a SSC Tolerant CDR for Serial Backplane Communication	135
<i>M. Pozzoni, S.Erba, P. Viola, M. Pisati, E. Depaoli, D. Sanzogni, R. Brama, D. Baldi, M. Repossi, F. Svelto</i>	
A 1.3-mW per-Channel 103-dB SNR Stereo Audio DAC with Class-D Head-Phones Amplifier in 65nm CMOS	137
<i>Yong-Hee Lee, Chun-Kyun Seok, Bong-Joo Kim, Seung-Bin You, Wang-Seup Yeum, Ho-Jin Park, Young-Hyun Jun, Bai-Sun Kong, Jae-Whui Kim</i>	
A 0.7-V 100-dB 870-μW Digital Audio S. Modulator	139
<i>Hyunsik Park, KiYoung Nam, David K. Su, Katelijjn Vleugels, Bruce A. Wooley</i>	
A 2.1mW/3.2mW Delay-Compensated GSM/WCDMA S. Analog-Digital Converter.....	141
<i>Morteza Vadipour, Calvin Chen, Ahmad Yazdi, Mohammad Nariman, Tom Li, Patrick Kilcoyne, Hooman Darabi</i>	

Table of Contents

A 14b 23MS/s 48mW Resetting S. ADC with 87dB SFDR 11.7b ENOB & 0.5mm² area	143
<i>Chun C. Lee, Michael P. Flynn</i>	
A Powerful yet Ecological Parallel Processing System using Execution-based Adaptive Power-down Control and Compact Quadruple-Precision Assist FPUs	145
<i>Hidetaka Aoki, Takayuki Kawahara, Masanao Yamaoka, Chihiro Yoshimura, Yoshiko Nagasaka, Koichi Takayama, Naonobu Sukegawa, Yusuke Fukumura, Masaya Nakahata, Hideo Sawamoto, Masanori Odaka, Takayasu Sakurai, Kenichi Kasai</i>	
The Phoenix Processor: A 30pW Platform for Sensor Applications	147
<i>Mingoo Seok, Scott Hanson, Yu-Shiang Lin, Zhiyong Foo, Daeyeon Kim, Yoonmyung Lee, Nurrachman Liu, Dennis Sylvester, David Blaauw</i>	
An Asynchronous Power Aware and Adaptive NoC based Circuit	149
<i>E. Beigné, F. Clermidy, J. Durupt, H. Lhermet, S.Miermont, Y. Thonnart, T. Tran Xuan, A. Valentian, D. Varreau, P.Vivet</i>	
DSP Architecture Optimization in Matlab/Simulink Environment.....	151
<i>Rashmi Nanda, Chia-Hsiang Yang, Dejan Markovic</i>	
A 40-Gb/s Transceiver in 0.13-μm CMOS Technology	153
<i>Jeong-Kyoum Kim, Jaeha Kim, Gyudong Kim, Hankyu Chi, Deog-Kyoon Jeong</i>	
A 7.5Gb/s Transmitter with Self-Adaptive FIR	155
<i>Davide Tonietto, John Hogeboom, Essaid Bensoudane, Saeid Sadeghi, Hock Khor, Petar Krotnev</i>	
A TeraBit/s-Throughput, SerDes-Based Interface for a Third-Generation 16 Core 32 Thread Chip-Multithreading SPARC Processor	157
<i>Jawad Nasrullah, Arif Amin, Waseem Ahmad, Zuxu Qin, Zahid Mushtaq, Osman Javed, Joon Yoon, Leandro Chua, Dawei Huang, Baoqing Huang, Makarand Vichare, Kenneth Ho, Mamun Rashid</i>	
A 21-Channel 8Gb/s Transceiver Macro with 3.6ns latency in 90nm CMOS for 80cm Backplane Communication.....	159
<i>Atsushi Hayashi, Makoto Kuwata, Kazuhisa Suzuki, Takashi Muto, Masatoshi Tsuge, Kazuhito Nagashima, Daisuke Hamano, Tatsunori Usugi, Kazunori Nakajima, Masao Ogihara, Norihisa Mikami, Keiki Watanabe</i>	
A One MB Cache Subsystem Prototype with 2GHz Embedded DRAMs in 45nm SOI CMOS	161
<i>Peter Klim, John Barth, William Reohr, David Dick, Gregory Fredeman, Gary Koch, Hien Le, Aditya Khargonekar, Pamela Wilcox, John Golz, JB Kuang, Abraham Mathews, Trong Luong, Hung Ngo, Ryan Freese, Hillery Hunter, Erik Nelson, Paul Parries, Toshiaki Kirih</i>	
A High Performance 2.4 Mb L1 and L2 Cache Compatible 45nm SRAM with Yield Improvement Capabilities.....	163
<i>R. Joshi, R. Houle, D. Rodko, P. Patel, W. Huott, R. Franch, Y. Chan, D. Plass, S. Wilson, S. Wu, R. Kanj</i>	
A 0.6V 45nm Adaptive Dual-rail SRAM Compiler Circuit Design for Lower VDD_{min} VLSIs.....	165
<i>Y.H. Chen, W.M. Chan S.Y. Chou, H.J. Liao, H.Y. Pan, J.J. Wu, C.H. Lee, S.M. Yang, Y.C. Liu, H. Yamauchi</i>	
A 45-nm Single-port and Dual-port SRAM family with Robust Read/Write Stabilizing Circuitry under DVFS Environment	167
<i>K. Nii, M. Yabuuchi, Y. Tsukamoto, S. Ohbayashi, Y. Oda, K. Usui, T. Kawamura, N. Tsuboi, T. Iwasaki, K. Hashimoto, H. Makino, H. Shinohara</i>	
A 9.4-bit, 50-MS/s, 1.44-mW Pipelined ADC using Dynamic Residue Amplification	169
<i>Jason Hu, Noam Dolev, Boris Murmann</i>	
A Fully-Differential Zero-Crossing-Based 1.2V 10b 26MS/s Pipelined ADC in 65nm CMOS.....	171
<i>Soon-Kyun Shin, Yong-Sang You, Seung-Hoon Lee, Kyoung-Ho Moon, Jae-Whui Kim, Lane Brooks, Hae-Seung Lee</i>	
A 12b 50MS/s 10.2mA 0.18μm CMOS Nyquist ADC with a Fully Differential Class-AB Switched OP-AMP	173
<i>Hee-Cheol Choi, Young-Ju Kim, Myung-Hwan Lee, Young-Lok Kim, Seung-Hoon Lee</i>	

Table of Contents

A Process-Scalable Low-Power Charge-Domain 13-bit Pipeline ADC	175
<i>Michael Anthony, Edward Kohler, Jeffrey Kurtze, Lawrence Kushner, Gerhard Sollner</i>	