

# **2008 Symposium on VLSI Technology**

**Honolulu, HI  
17-19 June 2008**



**IEEE Catalog Number:**  
**ISBN 13:**

**CFP08VTS-PRT**  
**978-1-4244-1802-2**

# Table of Contents

<b>Has the Sun Finally Risen on Photovoltaics?</b> .....	<b>1</b>
<i>Mark R. Pinto</i>	
<b>Silicon Smart Microchips for Intelligent Sensing</b> .....	<b>5</b>
<i>M. Ishida, T. Kawano, H. Takao, K. Sawada</i>	
<b>FinFET Performance Advantage at 22nm: An AC perspective</b> .....	<b>9</b>
<i>M. Guillorn, J. Chang, A. Bryant, N. Fuller, O. Dokumaci, X. Wang, J. Newbury, K. Babich, J. Ott, B. Haran, R. Yu, C. Lavoie, D. Klaus, Y. Zhang, E. Sikorski, W. Graham, B. To, M. Lofaro, J. Tornello, D. Koli, B. Yang, A. Pyzyna, D. Neumeyer, M. Khater, A. Yagishita, H. Kawasaki, W. Haensch</i>	
<b>Flexible and Robust Capping-Metal Gate Integration Technology Enabling Multiple-VT CMOS in MuGFETs</b> .....	<b>11</b>
<i>A. Veloso, L. Witters, M. Demand, I. Ferain, N. J. Son, B. Kaczer, P. J. Roussel, E. Simoen, T. Kauerauf, C. Adelman, S. Brus, O. Richard, H. Bender, T. Conard, R. Vos, R. Rooyackers, S. Van Elshocht, N. Collaert, K. De Meyer, S. Biesemans, M. Jurczak</i>	
<b>Novel Integration Process and Performances Analysis of Low Standby Power (LSTP) 3D Multi-Channel CMOSFET (MCFET) on SOI with Metal / High-K Gate Stack</b> .....	<b>13</b>
<i>E. Bernard, T. Ernst, B. Guillaumot, N. Vulliet, V. Barral, V. Maffini-Alvaro, F. Andrieu, C. Vizioz, Y. Campidelli, P. Gautier, J. M. Hartmann, R. Kies, V. Delaye, F. Aussenac, T. Poiroux, P. Coronel, A. Souifi, T. Skotnicki, S. Deleonibus</i>	
<b>Three-Dimensional Stress Engineering in FinFETs for Mobility/On-Current Enhancement and Gate Current Reduction</b> .....	<b>15</b>
<i>M. Saitoh, A. Kaneko, K. Okano, T. Kinoshita, S. Inaba, Y. Toyoshima, K. Uchida</i>	
<b>Experimental Study of Single Source-Heterojunction MOS Transistors (SHOTs) under Quasi-Ballistic Transport</b> .....	<b>17</b>
<i>T. Mizuno, Y. Moriyama, T. Tezuka, N. Sugiyama and S. Takagi</i>	
<b>Advanced DSS MOSFET Technology for Ultrahigh Performance Applications</b> .....	<b>19</b>
<i>M. Awano, H. Onoda, K. Miyashita, K. Adachi, Y. Kawase, K. Miyano, H. Yoshimura, T. Nakayama</i>	
<b>A New Source/Drain Germanium-Enrichment Process Comprising Ge Deposition and Laser-Induced Local Melting and Recrystallization for P-FET Performance Enhancement</b> .....	<b>21</b>
<i>F. Liu, H.-S. Wong, K.-W. Ang, M. Zhu, X. Wang, D. M.-Y. Lai, P.-C. Lim, B. L. H. Tan, S. Tripathy, S.-A. Oh, G. S. Samudra, N. Balasubramanian, Y.-C. Yeo</i>	
<b>Novel and Cost-Efficient Single Metallic Silicide Integration Solution with Dual Schottky-Barrier Achieved by Aluminum Inter-Diffusion for FinFET CMOS Technology with Enhanced Performance</b> .....	<b>23</b>
<i>R. T.-P. Lee, A. T.-Y. Koh, W.-W. Fang, K.-M. Tan, A. E.-J. Lim, T.-Y. Liow, S.-Y. Chow, A. M. Yong, H. S. Wong, G.-Q. Lo, G. S. Samudra, D.-Z. Chi, Y.-C. Yeo</i>	
<b>Experimental Study of Mobility in [110]- and [100]-Directed Multiple Silicon Nanowire GAA MOSFETs on (100) SOI</b> .....	<b>25</b>
<i>J. Chen, T. Saraya, K. Miyaji, K. Shimizu, T. Hiramoto</i>	
<b>Performance Breakthrough in 8 nm Gate Length Gate-All-Around Nanowire Transistors Using Metallic Nanowire Contacts</b> .....	<b>27</b>
<i>Y. Jiang, T. Y. Liow, N. Singh, L. H. Tan, G. Q. Lo, D. S. H. Chan, D. L. Kwong</i>	
<b>5 nm Gate Length Nanowire-FETs and Planar UTB-FETs with Pure Germanium Source/Drain Stressors and Laser-Free Melt-Enhanced Dopant (MeltED) Diffusion and Activation Technique</b> .....	<b>29</b>
<i>T.-Y. Liow, K.-M. Tan, R. T. P. Lee, M. Zhu, B. L.-H. Tan, G. S. Samudra, N. Balasubramanian, Y.-C. Yeo</i>	
<b>TSNWFET for SRAM Cell Application: Performance Variation and Process Dependency</b> .....	<b>31</b>
<i>S. D. Suk, Y. Y. Yeoh, M. Li, K. H. Yeo, S.-H. Kim, D.-W. Kim, D. Park, W.-S. Lee</i>	
<b>Novel Vth Tuning Process for HfO2 CMOS with Oxygen-Doped TaCx</b> .....	<b>33</b>
<i>W. Mizubayashi, K. Akiyama, W. Wang, M. Ikeda, K. Iwamoto, Y. Kamimuta, A. Hirano, H. Ota, T. Nabatame, A. Toriumi</i>	

# Table of Contents

<b>Novel Process to Pattern Selectively Dual Dielectric Capping Layers Using Soft-Mask Only .....</b>	<b>35</b>
<i>T. Schram, S. Kubicek, E. Rohr, S. Brus, C. Vrancken, S.-Z. Chang, V.S. Chang, R. Mitsuhashi, Y. Okuno, A. Akheyar, H.-J. Cho, J.C. Hooker, V. Paraschiv, R. Vos, F. Sebai, M. Ercken, P. Kelkar, A. Delabie, C. Adelman, T. Witters, L.-A. Ragnarsson, C. Kerner, T. Chiarella, M. Aoulaiche, Moon-Ju Cho, T. Kauerau, K.De Meyer, A. Lauwers, T. Hoffmann, P.P. Absil, S. Biesemans</i>	
<b>Single Metal/Single Dielectric Gate Stack Realizing Triple Effective Workfunction for Embedded Memory Application .....</b>	<b>37</b>
<i>K. Manabe, K. Masuzaki, T. Ogura, T. Nakagawa, M. Saitoh, H. Sunamura, T. Tatsumi, H. Watanabe</i>	
<b>Improved FET Characteristics by Laminate Design Optimization of Metal Gates - Guidelines for Optimizing Metal Gate Stack Structure .....</b>	<b>39</b>
<i>M. Kadoshima, T. Matsuki, N. Mise, M. Sato, M. Hayashi, T. Aminaka, E. Kurosawa, M. Kitajima, S. Miyazaki, K. Shiraishi, T. Chikyo, K. Yamada, T. Aoyama, Y. Nara, Y. Ohji</i>	
<b>Fundamentals and Extraction of Velocity Saturation in Sub-100nm (110)-Si and (100)-Ge .....</b>	<b>41</b>
<i>L. Pantisano, L. Trojman, J. Mitard, B. DeJaeger, S. Severi, G. Eneman, G. Crupi, T. Hoffmann, I. Ferain, M. Meuris, M. Heyns</i>	
<b>Fermi-Level Depinning in Metal/Ge Schottky Junction and Its Application to Metal Source/Drain Ge NMOSFET .....</b>	<b>43</b>
<i>M. Kobayashi, A. Kinoshita, K. Saraswat, H.-S. P. Wong, Y. Nishi</i>	
<b>The Effects of Ge Composition and Si Cap Thickness on Hot Carrier Reliability of Si/Si<sub>1-x</sub>Ge<sub>x</sub>/Si p-MOSFETs with High-K/Metal Gate .....</b>	<b>45</b>
<i>W.-Y. Loh, P. Majhi, S.-H. Lee, J.-W. Oh, B. Sassman, C. Young, G. Bersuker, B.-J. Cho, C.-S. Park, C.-Y. Kang, P. Kirsch, B.-H. Lee, H. R. Harris, H.-H. Tseng, R. Jammy</i>	
<b>Impact of Source-to-Channel Carrier Injection Properties on Device Performance of Sub-100nm Metal Source/Drain Ge-pMOSFETs.....</b>	<b>47</b>
<i>H. Takeda, T. Yamamoto, T. Ikezawa, M. Kawada, S. Takagi, M. Hane</i>	
<b>Low VT Metal-Gate/High-k nMOSFETs - PBTI Dependence and VT Tune-Ability on La/Dy-Capping Layer Locations and Laser Annealing Conditions .....</b>	<b>49</b>
<i>S. Z. Chang, T. Y. Hoffmann, H. Y. Yu, M. Aoulaiche, E. Rohr, C. Adelman, B. Kaczer, A. Delabie, P. Favia, S. Van Elshocht, S. Kubicek, T. Scharm, T. Witters, L.-A. Ragnarsson, X. P. Wang, H.-J. Cho, M. Mueller, T. Chiarella, P. Absil, S. Biesemans</i>	
<b>Impact of the Different Nature of Interface Defect States on the NBTI and 1/f Noise of High-k / Metal Gate pMOSFETs between (100) and (110) Crystal Orientations .....</b>	<b>51</b>
<i>M. Sato, Y. Sugita, T. Aoyama, Y. Nara, Y. Ohji</i>	
<b>Physical Understanding of the Reliability Improvement of Dual High-k CMOSFETs with the Fifth Element Incorporation into HfSiON Gate Dielectrics.....</b>	<b>53</b>
<i>M. Sato, N. Umezawa, N. Mise, S. Kamiyama, M. Kadoshima, T. Morooka, T. Adachi, T. Chikyow, K. Yamabe, K. Shiraishi, S. Miyazaki, A. Uedono, K. Yamada, T. Aoyama, T. Eimori, Y. Nara, Y. Ohji</i>	
<b>Guidelines to Improve Mobility Performances and BTI Reliability of Advanced High-K/Metal Gate Stacks.....</b>	<b>55</b>
<i>X. Garros, M. Cassé, G. Reibold, F. Martin, C. Leroux, A. Fanton, O. Renault, V. Cosnier, F. Boulanger</i>	
<b>Electron Trapping: An Unexpected Mechanism of NBTI and Its Implications.....</b>	<b>57</b>
<i>J. P. Campbell, K. P. Cheung, J. S. Suehle, A. Oates</i>	
<b>Id Fluctuations by Stochastic Single-Hole Trappings in High-k Dielectric p-MOSFETs .....</b>	<b>59</b>
<i>S. Kobayashi, M. Saitoh, K. Uchida</i>	
<b>Roles of Oxygen Vacancy in HfO<sub>2</sub>/Ultra-Thin SiO<sub>2</sub> Gate Stacks - Comprehensive Understanding of VFB Roll-Off.....</b>	<b>61</b>
<i>K. Akiyama, W. Wang, W. Mizubayashi, M. Ikeda, H. Ota, T. Nabatame, A. Toriumi</i>	

# Table of Contents

<b>Mechanisms Limiting EOT Scaling and Gate Leakage Currents of High-k/Metal Gate Stacks Directly on SiGe and a Method to Enable sub-1nm EOT</b> .....	63
<i>J. Huang, P. D. Kirsch, J. Oh, S.H. Lee, J. Price, P. Majhi, H.R. Harris, D. C. Gilmer, D. Q. Kelly, P. Sivasubramani, G. Bersuker, D. Heh, C. Young, C.S. Park, Y. N. Tan, N. Goel, C. Park, P.Y. Hung, P. Lysaght, K. J. Choi, B. J. Cho, H.-H. Tseng, B. H. Lee, R. Jammy</i>	
<b>Fully Integrated and Functioned 44nm DRAM Technology for 1GB DRAM</b> .....	65
<i>Hyunjin Lee, Dae-Young Kim, Bong-Ho Choi, Gyu-Seong Cho, Sung-Woong Chung, Wan-Soo Kim, Myoung-Sik Chang, Young-Sik Kim, Junki Kim, Tae-Kyun Kim, Hyung-Hwan Kim, Hae-Jung Lee, Han-Sang Song, Sung-Kye Park, Jin-Woong Kim, Sung-Joo Hong, Sung-Wook Park</i>	
<b>A Cost Effective 32nm High-K/Metal Gate CMOS Technology for Low Power Applications with Single-Metal/Gate-First Process</b> .....	67
<i>X. Chen, S. Samavedam, V. Narayanan, K. Stein, C. Hobbs, C. Baiocco, W. Li, D. Jaeger, M. Zaleski, H. S. Yang, N. Kim, Y. Lee, D. Zhang, L. Kang, J. Chen H. Zhuang, A. Sheikh, J. Wallner, M. Aquilino, J. Han, Z. Jin, J. Li, G. Massey, S. Kalpat, R. Jha, N. Moumen, R. Mo, S. Kirshnan, X. Wang, M. Chudzik, M. Chowdhury, D. Nair, C. Reddy, Y. W. Teh, C. Kothandaraman, D. Coolbaugh, S. Pandey, D. Tekleab, A. Thean, M. Sherony, C. Lage, J. Sudijono, R. Lindsay, J. H. Ku, M. Khare, A. Steegen</i>	
<b>Variability Aware Modeling and Characterization in Standard Cell in 45 nm CMOS with Stress Enhancement Technique</b> .....	69
<i>H. Aikawa, E. Morifuji, T. Sanuki, T. Sawada, S. Kyoh, A. Sakata, M. Ohta, H. Yoshimura, T. Nakayama, M. Iwai, F. Matsuoka</i>	
<b>A Scaled Floating Body Cell (FBC) Memory with High-k+Metal Gate on Thin-Silicon and Thin-BOX for 16-nm Technology Node and Beyond</b> .....	71
<i>I. Ban, U. E. Avci, D. L. Kencke, P. L. D. Chang</i>	
<b>On the Dynamic Resistance and Reliability of Phase Change Memory</b> .....	73
<i>B. Rajendran, M.-H. Lee, M. Breitwisch, G. W. Burr, Y.-H. Shih, R. Cheek, A. Schrott, C.-F. Chen, M. Lamorey, E. Joseph, Y. Zhu, R. Dasaka, P. L. Flaitz, F. H. Baumann, H.-L. Lung, C. Lam</i>	
<b>10.2 Two-Bit Cell Operation in Diode-Switch Phase Change Memory Cells with 90nm Technology</b> .....	75
<i>D.-H. Kang, J.-H. Lee, J. H. Kong, D. Ha, J. Yu, C. Y. Um, J. H. Park, F. Yeung, J. H. Kim, W. I. Park, Y. J. Jeon, M. K. Lee, J. H. Park, Y. J. Song, J. H. Oh, G. T. Jeong and H. S. Jeong</i>	
<b>10.3 A Unified Physical Model of Switching Behavior in Oxide-Based RRAM</b> .....	77
<i>N. Xu, B. Gao, L. F. Liu, B. Sun, X. Y. Liu, R. Q. Han, J. F. Kang and B. Yu</i>	
<b>10.4 An Endurance-Free Ferroelectric Random Access Memory as a Non-Volatile RAM</b> .....	79
<i>D. J. Jung, W. S. Ahn, Y. K. Hong, H. H. Kim, Y. M. Kang, J. Y. Kang, E. S. Lee, H. K. Ko, S. Y. Kim, W. W. Jung, J. H. Kim, S. K. Kang, J. Y. Jung, H. S. Kim, D. Y. Choi, S. Y. Lee, K. H. A, C. Wei and H. S. Jeong</i>	
<b>11.1 A New Direct Low-k/Cu Dual Damascene (DD) Contact Lines for Low-loss (LL) CMOS Device Platforms</b> .....	81
<i>J. Kawahara, M. Ueki, M. Tagami, K. Yako, H. Yamamoto, F. Ito, H. Nagase, S. Saito, N. Furutake, T. Onodera, T. Takeuchi, H. Nakamura, K. Arita, K. Motoyama, E. Nakazawa, K. Fujii, M. Sekine, N. Okada and Y. Hayashi</i>	
<b>11.2 A Novel CVD-SiBCN Low-K Spacer Technology for High-Speed Applications</b> .....	83
<i>C. H. Ko, T. M. Kuan, K. Zhang, G. Tsai, S. M. Seutter, C. H. Wu, T. J. Wang, C. N. Ye, H. W. Chen, C. H. Ge, K. H. Wu and W. C. Lee</i>	
<b>11.3 A Proposal of New Concept Milli-Second Annealing: Flexibly-Shaped-Pulse Flash Lamp Annealing (FSP-FLA) for Fabrication of Ultra Shallow Junction with Improvement of Metal Gate High-k CMOS Performance</b> .....	85
<i>T. Onizawa, S. Kato, T. Aoyama, Y. Nara and Y. Ohji</i>	
<b>11.4 Steep Channel &amp; Halo Profiles Utilizing Boron-Diffusion-Barrier Layers (Si:C) for 32 nm Node and Beyond</b> .....	87
<i>A. Hokazono, H. Itokawa, N. Kusunoki, I. Mizushima, S. Inaba, S. Kawanaka and Y. Toyoshima</i>	

# Table of Contents

<b>12.1 Scaling Evaluation of BE-SONOS NAND Flash Beyond 20 nm</b> .....	89
<i>H.-T. Lue, T.-H. Hsu, S. C. Lai, Y. H. Hsiao, W. C. Peng, C. W. Liao, Y. F. Huang, S. P. Hong, M. T. Wu, F. H. Hsu, N. Z. Lien, S. Y. Wang, L. W. Yang, T. Yang, K. C. Chen, K. Y. Hsieh, R. Liu and C.-Y. Lu</i>	
<b>12.2 Highly Scalable NAND Flash Memory with Robust Immunity to Program Disturbance Using Symmetric Inversion-Type Source and Drain Structure</b> .....	91
<i>C.-H. Lee, J. Choi, Y. Park, C. Kang, B.-I. Choi, H. Kim, H. Oh and W.-S. Lee</i>	
<b>12.3 Vertical Structure NAND Flash Array Integration with Paired FinFET Multi-Bit Scheme for High-Density NAND Flash Memory Application</b> .....	93
<i>J.-M. Koo, T.-E. Yoon, T. Lee, S. Byun, Y.-G. Jin, W. Kim, S. Kim, J. Park, J. Cho, J.-D. Choe, C.-H. Lee, J. J. Lee, J.-W. Han, Y. Kang, S. Park, B. Kwon, Y.-J. Jung, I. Yoo and Y. Park</i>	
<b>12.4 Novel 3-D Structure for Ultra High Density Flash Memory with VRAT (Vertical-Recess-Array-Transistor) and PIPE (Planarized Integration on the same Plane)</b> .....	95
<i>J. Kim, A. J. Hong, M. Ogawa, S. Ma, E. B. Song, Y.-S. Lin, J. Han, U.-I. Chung and K. L. Wang</i>	
<b>13.1 Channel-Stress Study on Gate-Size Effects for Damascene-Gate pMOSFETs with Top-Cut Compressive Stress Liner and eSiGe</b> .....	97
<i>S. Mayuzumi, S. Yamakawa, D. Kosemura, M. Takei, J. Wang, T. Ando, Y. Tateshita, M. Tsukamoto, H. Wakabayashi, T. Ohno, A. Ogura and N. Nagashima</i>	
<b>13.2 45nm High-k + Metal Gate Strain-Enhanced Transistors</b> .....	99
<i>C. Auth, A. Cappellani, J.-S. Chun, A. Dalis, A. Davis, T. Ghani, G. Glass, T. Glassman, M. Harper, M. Hattendorf, P. Hentges, S. Jaloviar, S. Joshi, J. Klaus, K. Kuhn, D. Lavric, M. Lu, H. Mariappan, K. Mistry, B. Norris, N. Rahhal-Orabi, P. Ranade, J. S</i>	
<b>13.3 Strain Enhanced Low-VT CMOS featuring La/Al-Doped HfSiO/TaC and 10ps Inverter Delay</b> .....	101
<i>S. Kubicek, T. Schram, E. Rohr, V. Paraschiv, R. Vos, M. Demand, C. Adelman, T. Witters, L. Nyns, A. Delabie, L.-Å. Ragnarsson, T. Chiarella, C. Kerner, A. Mercha, B. Parvais, M. Aoulaiche, C. Ortolland, H. Yu, A. Veloso, L. Witters, R. Singanamalla, T. Kauerauf, S. Brus, C. Vrancken, V.S.Chang, S-Z.Chang, R.Mitsuhashi, Y.Okuno, A.Akheyar, H.-J.Cho, J.Hooker, B. J. O'Sullivan, S.Van Elshocht, K.De Meyer, M.Jurczak, P.Absil, S.Biesemans and T.Hoffmann</i>	
<b>13.4 Impact of Tantalum Composition in TaC/HfSiON Gate Stack on Device Performance of Aggressively Scaled CMOS Devices with SMT and Strained CESL</b> .....	103
<i>M. Goto, K. Tatsumura, S. Kawanaka, K. Nakajima, R. Ichihara, Y. Yoshimizu, H. Onoda, K. Nagatomo, T. Sasaki, T. Fukushima, A. Nomachi, S. Inumiya, H. Oguma, K. Miyashita, H. Harakawa, S. Inaba, T. Ishida, A. Azuma, T. Aoyama, M. Koyama, K. Eguchi and Y. Toyoshima</i>	
<b>14.1 Embedded Split-Gate Flash Memory with Silicon Nanocrystals for 90nm and Beyond</b> .....	105
<i>G. Chindalore, J. Yater, H. Gasquet, M. Suhail, S.-T. Kang, C. M. Hong, N. Ellis, G. Rinkenberger, J. Shen, M. Herrick, W. Malloch, R. Syzdek, K. Baker and K.-M. Chang</i>	
<b>14.2 Gate-All-Around Single Silicon Nanowire MOSFET with 7 nm Width for SONOS NAND Flash Memory</b> .....	107
<i>K. H. Yeo, K. H. Cho, M. Li, S. D. Suk, Y.-Y. Yeoh, M.-S. Kim, H. Bae, J.-M. Lee, S.-K. Sung, J. Seo, B. Park, D.-W. Kim, D. Park and W.-S. Lee</i>	
<b>14.3 A Novel Junction-Free BE-SONOS NAND Flash</b> .....	109
<i>H.-T. Lue, E.-K. Lai, Y. H. Hsiao, S. P. Hong, M. T. Wu, F. H. Hsu, N. Z. Lien, S. Y. Wang, L. W. Yang, T. Yang, K. C. Chen, K. Y. Hsieh, R. Liu and C.-Y. Lu</i>	
<b>14.4 Enhanced Endurance of Dual-Bit SONOS NVM Cells Using the GIDL Read Method</b> .....	111
<i>A. Padilla, S. Lee, D. Carlton and T.-J. K. Liu</i>	
<b>15.1 Planar Bulk+ Technology Using TiN/Hf-Based Gate Stack for Low Power Applications</b> .....	113
<i>G. Bidal, F. Boeuf, S. Denorme, N. Loubet, C. Laviron, F. Leverd, S. Barnola, T. Salvetat, V. Cosnier, F. Martin, M. Grosjean, P. Perreau, D. Chanemougame, S. Haendler, M. Marin, M. Rafik, D. Fleury, C. Leyris, L. Clement, M. Sellier, S. Monfray, J. Bougu</i>	

# Table of Contents

<b>15.2 High Performance Sub-35 nm Bulk CMOS with Hybrid Gate Structures of NMOS ; Dopant Confinement Layer (DCL) / PMOS ; Ni-FUSI by Using Flash Lamp Anneal (FLA) in Ni-Silicidation .....</b>	<b>115</b>
<i>H. Ohta, K. Kawamura, H. Fukutome, M. Tajima, K. Okabe, K. Ikeda, K. Hosaka, Y. Momiyama, S. Satoh and T. Sugii</i>	
<b>15.3 Cost-Effective Ni-Melt-FUSI Boosting 32-nm Node LSTP Transistors.....</b>	<b>117</b>
<i>H. Fukutome, K. Kawamura, H. Ohta, K. Hosaka, T. Sakoda, Y. Morisaki and Y. Momiyama</i>	
<b>15.4 Design and Demonstration of Very High-k (<math>k \sim 50</math>) HfO<sub>2</sub> for Ultra-Scaled Si CMOS .....</b>	<b>119</b>
<i>S. Migita, Y. Watanabe, H. Ota, H. Ito, Y. Kamimuta, T. Nabatame and A. Toriumi</i>	
<b>16.1 Analyses of 5<math>\sigma</math> V<sub>th</sub> Fluctuation in 65nm-MOSFETs Using Takeuchi Plot .....</b>	<b>121</b>
<i>T. Tsunomura, A. Nishida, F. Yano, A. T. Putra, K. Takeuchi, S. Inaba, S. Kamohara, K. Terada, T. Hiramoto and T. Mogami</i>	
<b>16.2 Reduction of V<sub>th</sub> Variation by Work Function Optimization for 45-nm Node SRAM Cell.....</b>	<b>123</b>
<i>G. Tsutsui, K. Tsunoda, N. Kariya, Y. Akiyama, T. Abe, S. Maruyama, T. Fukase, M. Suzuki, Y. Yamagata and K. Imai</i>	
<b>16.3 45nm Low-Power CMOS SoC Technology with Aggressive Reduction of Random Variation for SRAM and Analog Transistors.....</b>	<b>125</b>
<i>S. Ekbote, K. Benaissa, B. Obradovic, S. Liu, H. Shichijo, F. Hou, T. Blythe, T. W. Houston, S. Martin, R. Taylor, A. Singh, H. Yang and G. Baldwin</i>	
<b>16.4 Understanding and Prediction of EWF Modulation Induced by Various Dopants in the Gate Stack for a Gate-First Integration Scheme .....</b>	<b>127</b>
<i>X. P. Wang, H. Y. Yu, Y.-C. Yeo, M.-F. Li, S.-Z. Chang, H.-J. Cho, S. Kubicek, D. Wouters, G. Groeseneken and S. Biesemans</i>	
<b>17.1 Smallest V<sub>th</sub> Variability Achieved by Intrinsic Silicon on Thin BOX (SOTB) CMOS with Single Metal Gate .....</b>	<b>129</b>
<i>Y. Morita, R. Tsuchiya, T. Ishigaki, N. Sugii, T. Iwamatsu, T. Ipposhi, H. Oda, Y. Inoue, K. Torii and S. Kimura</i>	
<b>17.2 Selenium Co-Implantation and Segregation as a New Contact Technology for Nanoscale SOI N-FETs Featuring NiSi:C Formed on Silicon-Carbon (Si:C) Source/Drain Stressors.....</b>	<b>131</b>
<i>H.-S. Wong, F.-Y. Liu, K.-W. Ang, S.-M. Koh, A. T.-Y. Koh, T.-Y. Liow, R. T.-P. Lee, A. E.-J. Lim, W.-W. Fang, M. Zhu, L. Chan, N. Balasubramaniam, G. Samudra and Y.-C. Yeo</i>	
<b>17.3 Mobility of Strained and Unstrained Short Channel FD-SOI MOSFETs: New Insight by Magnetoresistance .....</b>	<b>133</b>
<i>M. Cassé, F. Rochette, N. Bhourri, F. Andrieu, D. K. Maude, M. Mouis, G. Reibold and F. Boulanger</i>	
<b>17.4 On Implementation of Embedded Phosphorus-Doped SiC Stressors in SOI nMOSFETs.....</b>	<b>135</b>
<i>Z. Ren, G. Pei, J. Li, B. F. Yang, R. Takalkar, K. Chan, G. Xia, Z. Zhu, A. Madan, T. Pinto, T. Adam, J. Miller, A. Dube, L. Black, J. W. Weijtmans, B. Yang, E. Harley, A. Chakravarti, T. Kanarsky, R. Pal, I. Lauer, D.-G. Park and D. Sadana</i>	
<b>18.1 A Designer Friendly 45nm High Performance Technology with In-Situ C-Doped e-SiGe &amp; Dual Stress Liner in SRAM .....</b>	<b>137</b>
<i>R. Khamankar, C. Bowen, H. Bu, D. Corum, I. Fujii, Y. Gu, B. Hornung, T. Kim, B. Kirkpatrick, K. Kirmse, A. Krishnan, C. Lin, L. Liu, T. Lowry, C. Montgomery, O. Olubuyide, S. Prins, D. Riley, S. Yu, J. Blatchford, C. Machala, C. O'Brien, G. Shinn and T. Grider</i>	
<b>18.2 Higher Hole Mobility Induced by Twisted Direct Silicon Bonding (DSB).....</b>	<b>139</b>
<i>M. Hamaguchi, H. Yin, K. L. Saenger, C. Y. Sung, R. Hasumi, R. Iijima, K. Ohuchi, Y. Takasu, J. A. Ott, H. Kang, M. Biscardi, J. Li, A. G. Domenicucci, Z. Zhu, P. Ronsheim, R. Zhang, N. Rovedo, H. Utomo, K. Fogel, J. P. de Souza, D. K. Sadana, M. Takayana</i>	
<b>18.3 32nm Device Architecture Optimization for Critical Path Speed Improvement .....</b>	<b>141</b>
<i>R. Gwoziecki, S. Kohler and F. Arnaud</i>	

# Table of Contents

<b>18.4 Strain Additivity in III-V Channels for CMOSFETs Beyond 22nm Technology Node .....</b>	<b>143</b>
<i>S. Suthram, Y. Sun, P. Majhi, I. Ok, H. Kim, H. R. Harris, N. Goel, S. Parthasarathy, A. Koehler, T. Acosta, T. Nishida, H.-H. Tseng, W. Tsai, J. Lee, R. Jammy and S. E. Thompson</i>	
<b>19.1 Laser-Annealed Junctions with Advanced CMOS Gate Stacks for 32nm Node: Perspectives on Device Performance and Manufacturability .....</b>	<b>145</b>
<i>C. Ortolland, T. Noda, T. Chiarella, S. Kubicek, C. Kerner, W. Vandervorst, A. Opdebeeck, C. Vrancken, N. Horiguchi, M. De Potter, M. Aoulaiche, E. Rosseel, S. B. Felch, P. Absil, R. Schreutelkamp, S. Biesemans and T. Hoffmann</i>	
<b>19.2 Advanced Junction Profile Design Scheme by Low-Temperature Millisecond Annealing and Co-Implant for High Performance CMOS.....</b>	<b>147</b>
<i>K. Ikeda, T. Miyashita, T. Kubo, T. Yamamoto, T. Sukegawa, K. Okabe, H. Ohta, Y. S. Kim, H. Nagai, M. Nishikawa, Y. Shimamune, A. Hatada, Y. Hayami, K. Ohkoshi, N. Tamura, K. Sukegawa, H. Kurata, S. Satoh, M. Kase and T. Sugii</i>	
<b>19.3 Low Vt Gate-First Al/TaN/[Ir3Si-HfSi2-x]/HfLaON CMOS Using Simple Laser Annealing/Reflection .....</b>	<b>149</b>
<i>C. C. Liao, A. Chin, N. C. Su, M.-F. Li and S. J. Wang</i>	
<b>19.4 Successful Enhancement of Metal Segregation at NiSi/Si Junction through Pre-Amorphization Technique .....</b>	<b>151</b>
<i>Y. Nishi, Y. Tsuchiya, A. Kinoshita, A. Hokazono and J. Koga</i>	
<b>20.1 New Global Shutter CMOS Imager with 2 Transistors per Pixel .....</b>	<b>153</b>
<i>M. Funaki, T. Shimizu, S. Orihara, H. Kawanaka, M. Kurihara, H. Sato, N. Katsumata, M. Oikawa, J. Higuchi, K. Oe, R. Kuga, K. Maki and T. Nishibata</i>	
<b>20.2 35-nm Gate-Length and Ultra Low-Voltage (0.45 V) Operation Bulk Thyristor-SRAM/DRAM (BT-RAM) Cell with Triple Selective Epitaxy Layers (TEs).....</b>	<b>155</b>
<i>T. Sugizaki, M. Nakamura, M. Yanagita, M. Shinohara, T. Ikuta, T. Ohchi, K. Kugimiya, S. Kanda, K. Yagami and T. Oda</i>	
<b>20.3 Band Offset FinFET-Based URAM (Unified-RAM) Built on SiC for Multi-Functioning NVM and Capacitorless 1T-DRAM.....</b>	<b>157</b>
<i>J.-W. Han, S.-W. Ryu, S. Kim, C.-J. Kim, J.-H. Ahn, S.-J. Choi, K. J. Choi, B. J. Cho, J. S. Kim, K. H. Kim, G. S. Lee, J. S. Oh, M. H. Song, Y. C. Park, J. W. Kim and Y.-K. Choi</i>	
<b>21.2 Integrated Wafer-Scale Growth and Transfer of Directional Carbon Nanotubes and Misaligned-Carbon-Nanotube-Immune Logic Structures .....</b>	<b>159</b>
<i>N. Patil, A. Lin, E. R. Myers, H.-S. P. Wong and S. Mitra</i>	
<b>21.3 Performance Enhancement Schemes Featuring Lattice Mismatched S/D Stressors Concurrently Realized on CMOS Platform: e-SiGeSn S/D for pFETs by Sn+ Implant and SiC S/D for nFETs by C+ Implant .....</b>	<b>161</b>
<i>G. H. Wang, E.-H. Toh, X. Wang, D. H. L. Seng, S. Tripathy, T. Osipowicz, T. K. Chan, G. Samudra and Y.-C. Yeo</i>	