

Proceedings

Formal Methods in Computer Aided Design

FMCAD 2007

November 11–14, 2007
Austin, Texas, USA



Los Alamitos, California
Washington • Tokyo



Table of Contents

FMCAD 2007 Formal Methods in Computer Aided Design

Preface	xx
Organizing Committee	xxi
Program Committee	xix
Referees	xxiv

SAT-Based Methods

Exploiting Resolution Proofs to Speed Up LTL Vacuity Detection for BMC..... <i>Jocelyn Simmonds, Jessica Davies, Arie Gurfinkel, and Marsha Chechik</i>	3
Improved Design Debugging using Maximum Satisfiability	13
<i>Sean Safarpour, Mark Liffiton, Hratch Mangassarian, Andreas Veneris, and Karem Sakallah</i>	
Industrial Strength SAT-based Alignability Algorithm for Hardware Equivalence Verification	20
<i>Daher Kaiss, Marcelo Skaba, Ziyad Hanna, and Zurab Khasidashvili</i>	
Boosting Verification by Automatic Tuning of Decision Procedures	27
<i>Frank Hutter, Domagoj Babic, Holger Hoos, and Alan Hu</i>	

High-Level System Analysis

Verifying Correctness of Transactional Memories	37
<i>Ariel Cohen, John O'Leary, Amir Pnueli, Mark Tuttle, and Lenore Zuck</i>	
Algorithmic Analysis of Piecewise FIFO Systems	45
<i>Naghmeh Ghafari, Arie Gurfinkel, Nils Karlund, and Richard Trefler</i>	
Transaction Based Modeling and Verification of Hardware Protocol Implementations.....	53
<i>Xiaofang Chen, Steven German, and Ganesh Gopalakrishnan</i>	
Automating Hazard Checking in Transaction-Level Microarchitecture Models.....	62
<i>Yogesh Mahajan and Sharad Malik</i>	

Abstraction-Based Methods

Computing Abstractions by integrating BDDs and SMT	69
<i>Roberto Cavada, Alessandro Cimatti, Anders Franzen, Kalyanasundaram Krishnamani, Marco Roveri, and R.K. Shyamasundar</i>	
Induction in CEGAR for Detecting Counterexamples.....	77
<i>Chao Wang, Aarti Gupta, and Franjo Ivancic</i>	
Lifting Propositional Interpolants to the Word-Level	85
<i>Daniel Kroening and Georg Weissenbacher</i>	

Software Analysis Methods

Global Optimization of Compositional Systems	93
<i>Fadi Zaraket, John Pape, Adnan Aziz, Margarida Jacome, and Sarfraz Khurshid</i>	
Cross-Entropy Based Testing	101
<i>Hana Chockler, Benny Godlin, Eitan Farchi, and Sergey Novikov</i>	

Symbolic Trajectory Evaluation

Automatic Abstraction Refinement for Generalized Symbolic Trajectory Evaluation	111
<i>Yan Chen, Yujing He, Fei Xie, and Jin Yang</i>	
A Logic for GSTE	119
<i>Edward Smith</i>	
Automatic Abstraction in Symbolic Trajectory Evaluation	127
<i>Sara Adams, Magnus Bjork, Tom Melham, and Carl-Johan Seger</i>	

Specification Theory

A Coverage Analysis for Safety Property Lists	139
<i>Koen Claessen</i>	
What triggers a behavior?.....	146
<i>Orna Kupferman and Yoad Lustig</i>	
Two-Dimensional Regular Expressions for Compositional Bus Protocols	154
<i>Kathi Fisler</i>	
A Quantitative Completeness Analysis for Property-Sets	158
<i>Martin Oberkönig, Martin Schickel, and Hans Eveking</i>	

Industrial-Strength Verification

Automated Extraction of Inductive Invariants to Aid Model Checking.....	165
<i>Michael Case, Alan Mishchenko and Robert Brayton</i>	
Checking Safety by Inductive Generalization of Counterexamples to Induction	173
<i>Aaron Bradley and Zohar Manna</i>	
Fast Minimum Register Retiming Via Binary Maximum-Flow.....	181
<i>Aaron Hurst, Alan Mishchenko, and Robert Brayton</i>	
Formal Verification of Partial Good Self-Test Fencing Structures	188
<i>Adrian Seigler, Gary Van Huben, and Hari Mony</i>	
Case study: Integrating FV and DV within the Verification of Intel® Core(TM) Microprocessor	192
<i>Alon Flaisher, Alon Gluska, and Eli Singerman</i>	

Reasoning about Physical Systems

Circuit-Level Verification of a High-Speed Toggle	199
<i>Chao Yan and Mark R. Greenstreet</i>	
Combining Symbolic Simulation and Interval Arithmetic for the Verification of AMS Designs	207
<i>Mohamed Zaki, Ghiaith Al Sammane, Sofiene Tahar, and Guy Bois</i>	
Analyzing Gene Relationships for Down Syndrome with Labeled Transitions Graphs.....	216
<i>Neha Rungta, Hyrum Carroll, Eric Mercer, Randall Roper, Mark Clement, and Quinn Snell</i>	

Advanced Theorem-Proving Applications

A Formal Model of Clock Domain Crossing and Automated Verification of Time-Triggered Hardware.....	223
<i>Julien Schmaltz</i>	
Modeling Time-Triggered Protocols and Verifying their Real-Time Schedules	231
<i>Lee Pike</i>	
A Mechanized Refinement Framework for Analysis of Custom Memories	239
<i>Sandip Ray and Jayanta Bhadra</i>	

Author Index.....	243
--------------------------	-----