

*Proceedings*

---

# 14th IEEE International On-Line Testing Symposium

*Rhodes, Greece  
July 6–9, 2008*

**Sponsored by**  
IEEE Computer Society Test Technology Technical Council

**Organized by**



University of Athens



University of Piraeus



TIMA Laboratory



Los Alamitos, California  
Washington • Tokyo



# Table of Contents

IOLTS 2008

The 14th IEEE International On-Line Testing Symposium

<b>Welcome Message</b> .....	x
<b>IOLTS 2008 Committees</b> .....	xi
<b>Program Committee</b> .....	xii
<b>IEEE Computer Society TTTC: Test Technology Technical Council</b> .....	xiii

---

## Test Technology Educational Program (TTEP) 2008 Full-Day Tutorial

Soft Errors: Technology Trends, System Effects, Production Techniques, and Case Studies.....	xvii
Presenters: Subhasish Mitra, <i>Stanford University</i> , Pia Sanda, <i>IBM</i> , and Norbert Seifert, <i>Intel</i>	

## Keynote Talk

### Session 1: On-Line Error Detection and Correction

On-Line Failure Detection and Confinement in Caches.....	3
<i>Jaume Abella, Pedro Chaparro, Xavier Vera, Javier Carretero, and Antonio González</i>	
An Enhanced Logic BIST Architecture for Online Testing .....	10
<i>Fan Yang, Sreejit Chakravarty, Narendra Devta-Prasanna, Sudhakar M. Reddy, and Irith Pomeranz</i>	
Design Techniques for Bit-Parallel Galois Field Multipliers with On-Line Single Error Correction and Double Error Detection.....	16
<i>Jimson Mathew, Abusaleh M. Jabir, and Dhiraj K. Pradhan</i>	

### Session 2: Self-Checking Circuits and Error Detecting Codes

Verification and Analysis of Self-Checking Properties through ATPG .....	25
<i>Marc Hunger and Sybille Hellebrand</i>	
Physical Demonstration of Polymorphic Self-Checking Circuits.....	31
<i>Richard Ruzicka, Lukas Sekanina, and Roman Prokop</i>	
New Linear SEC-DED Codes with Reduced Triple Bit Error Miscorrection Probability.....	37
<i>Michael Richter, Klaus Oberlaender, and Michael Goessel</i>	

## Special Session 1: Radiation Hardening Techniques

Session Abstract .....	43
Soft Error Protection Techniques .....	45
<i>Subhasish Mitra</i>	
Growing Interest of Advanced Commercial CMOS Technologies for Space and Medical Applications. Illustration with a New Nano-Power and Radiation-Hardened SRAM in 130nm CMOS .....	46
<i>Philippe Roche, Mark Lysinger, Gilles Gasiot, Jean-Marc Daveau, Mehdi Zamanian, and Pierre Dautriche</i>	
Soft Error Rates of Hardened Sequential Utilizing Local Redundancy .....	49
<i>Norbert Seifert</i>	

## Session 3: Soft Error Detection and Correction Methodologies

False Error Study of On-Line Soft Error Detection Mechanisms .....	53
<i>Kiran Kumar Reddy M, Bharadwaj S. Amrutur, and Rubin A. Parekhji</i>	
Integrating Scan Design and Soft Error Correction in Low-Power Applications .....	59
<i>Michael E. Imhof, Hans-Joachim Wunderlich, and Christian G. Zoellin</i>	
A Built-In Self-Test Scheme for Soft Error Rate Characterization .....	65
<i>Alodeep Sanyal, Syed M. Alam, and Sandip Kundu</i>	

## Session 4: Control-Flow Checking and Fault-Tolerance in Special Applications

Budget-Dependent Control-Flow Error Detection .....	73
<i>Ramtilak Vemu and Jacob A. Abraham</i>	
Software Self-Testing of a Symmetric Cipher with Error Detection Capability .....	79
<i>Paolo Maistri, Cyril Excoffon, and Régis Leveugle</i>	
A Fault-Tolerant Attitude Determination System Based on COTS Devices .....	85
<i>Ricardo O. Duarte, Luiz S. Martins-Filho, Guilherme F.T. Knop, and Ricardo S. Prado</i>	

## Session 5: Fault Injection

A New Approach for Transient Fault Injection Using Symbolic Simulation .....	93
<i>Ashish Darbari, Bashir Al Hashimi, Peter Harrod, and Daryl Bradley</i>	
SystemC-Based Minimum Intrusive Fault Injection Technique with Improved Fault Representation .....	99
<i>Rishad Ahmed Shafik, Paul Rosinger, and Bashir M. Al-Hashimi</i>	

## Special Session 2: Benchmarking and Standardization in Software-Based SER Characterization: Towards an IEEE Task Force?

Session Abstract .....	105
------------------------	-----

## Invited Talk

A Systematical Method of Quantifying SEU FIT.....	109
<i>Shi-Jie Wen, Dan Alexandrescu, and Renaud Perez</i>	

## Session 6: Mitigation Techniques for Transient Errors

Using Low Pass Filters in Mitigation Techniques against Single-Event Transients in 45nm Technology LSIs .....	117
<i>Taiki Uemura, Ryo Tanabe, Yoshiharu Tosaka, and Shigeo Satoh</i>	
On the Minimization of Potential Transient Errors and SER in Logic Circuits Using SPFD.....	123
<i>Sobeeh Almkhaizim, Yiorgos Makris, Yu-shen Yang, and Andreas Veneris</i>	
Propagation of Transients Along Sensitizable Paths .....	129
<i>Sreenivas Gangadhar, Michael Skoufis, and Spyros Tragoudas</i>	
On the Evaluation of Radiation-Induced Transient Faults in Flash-Based FPGAs .....	135
<i>Niccolò Battezzati, Simone Gerardin, Andrea Manuzzato, Alessandro Paccagnella, Sana Rezgui, Luca Sterpone, and Massimo Violante</i>	

## Session 7: Memory Self-Test and Self-Repair

A Hybrid Approach to the Test of Cache Memory Controllers Embedded in SoCs .....	143
<i>Wilson J. Perez, Jaime Velasco, Danilo Ravotto, Edgar E. Sanchez, and Matteo Sonza Reorda</i>	
A BISR Architecture for Embedded Memories.....	149
<i>Kiamal Pekmestzi, Nicholas Axelos, Isidoros Sideris, and Nicolaos Moshopoulos</i>	
Embedding Current Monitoring in H-Tree RAM Architecture for Multiple SEU Tolerance and Reliability Improvement .....	155
<i>Costas Argyrides, Fabian Vargas, Marlon Moraes, and Dhiraj K. Pradhan</i>	

## Special Session 3 – Panel: SER in Automotive: What is the Impact of the AEC Q100-G Spec?

Session Abstract .....	161
------------------------	-----

## Session 8: Posters

Yield Improvement, Fault-Tolerance to the Rescue? .....	165
<i>Julien Vial, Alberto Bosio, Patrick Girard, Christian Landrault, Serge Pravossoudovitch, and Arnaud Virazel</i>	
Smart Hardening for Round-Based Encryption Algorithms: Application to Advanced Encryption Standard .....	167
<i>Celia López-Ongil, Alejandro Jiménez-Horas, Marta Portela-García, Mario García-Valderas, Enrique San Millán, and Luis Entrena</i>	
SRAM Cell Design Protected from SEU Upsets.....	169
<i>Yuriy Shiyanovskii, Francis Wolff, and Chris Papachristou</i>	
A Modular Memory BIST for Optimized Memory Repair.....	171
<i>Philipp Öhler, Alberto Bosio, Giorgio di Natale, and Sybille Hellebrand</i>	

A Novel GA-Based High-Level Synthesis Technique to Enhance RT-Level Concurrent Testing.....	173
<i>Naghmeh Karimi, Soheil Aminzadeh, Saeed Safari, and Zainalabedin Navabi</i>	
A New Radiation Hardened by Design Latch for Ultra-Deep-Sub-Micron Technologies .....	175
<i>Zhengfeng Huang and Huaguo Liang</i>	
Basic Architecture for Logic Self Repair .....	177
<i>Tobias Koal and Heinrich T. Vierhaus</i>	
Developing Fault Injection Environment for Complex Experiments .....	179
<i>Piotr Gawkowski and Janusz Sosnowski</i>	
Development of a Testbench for Validation of DMT and DT2 Fault-Tolerant Architectures on SOI PowerPC7448.....	182
<i>Michel Pignol, Thierry Parrain, Vincent Claverie, Christian Boléat, and Guy Estaves</i>	
Dynamic Scheduling of Test Routines for Efficient Online Self-Testing of Embedded Microprocessors .....	185
<i>Nikolaos Bartzoudis, Vasileios Tantsios, and Klaus McDonald-Maier</i>	
Fault Tolerant Reversible Finite Field Arithmetic Circuits .....	188
<i>Jimson Mathew, Jawar Singh, Anas Abu Taleb, and Dhiraj K. Pradhan</i>	
On Line Testing of Single Feedback Bridging Fault in Cluster Based FPGA by Using Asynchronous Element .....	190
<i>Nachiketa Das, Pranab Roy, and Hafizur Rahaman</i>	
Totally Fault Tolerant RNS Based FIR Filters .....	192
<i>Salvatore Pontarelli, Gian Carlo Cardarilli, Marco Re, and Adelio Salsano</i>	

## **Special Session 4: Reliability and Circuit Simulation**

Session Abstract .....	195
Modeling and Simulation of Circuit Aging in Scaled CMOS Design.....	197
<i>Yu (Kevin) Kao</i>	

## **Session 9: Fault-Tolerance and On-Line Testing for Networks-on-Chip, Labs-on-Chip and Multiport Chips**

Communication Aware Recovery Configurations for Networks-on-Chip .....	201
<i>Claudia Rusu, Cristian Grecu, and Lorena Anghel</i>	
Reliability in Application Specific Mesh-Based NoC Architectures.....	207
<i>Fatemeh Refan, Homa Alemzadeh, Saeed Safari, Paolo Prinetto, and Zainalabedin Navabi</i>	
On-Line Testing of Lab-on-Chip Using Digital Microfluidic Compactors .....	213
<i>Yang Zhao and Krishnendu Chakrabarty</i>	
Self-Configuration and Reachability Metrics in Massively Defective Multiport Chips.....	219
<i>Piotr Zajac, Jacques H. Collet, and Andrzej Napieralski</i>	

## Session 10: Parametric Testing Techniques

Exploiting Parametric Power Supply and/or Temperature Variations to Improve Fault Tolerance in Digital Circuits .....	227
<i>Jorge Semião, Judit Freijedo, Juan Jose Rodríguez-Andina, Fabian Vargas, Marcelino Santos, Isabel Teixeira, and João Paulo Teixeira</i>	
On the Detection of SSN-Induced Logic Errors through On-Chip Monitoring.....	233
<i>Florence Azais, Laurent Larguier, Yves Bertrand, and Michel Renovell</i>	
Guided Probabilistic Checksums for Error Control in Low Power Digital-Filters.....	239
<i>Muhammad Mudassar Nisar and Abhijit Chatterjee</i>	

## Session 11: Radiation-Induced SER

Soft-Error Vulnerability of Sub-100-nm Flip-Flops.....	247
<i>Tino Heijmen</i>	
Variation of SRAM Alpha-Induced Soft Error Rate with Technology Node.....	253
<i>Damien Leroy, Rémi Gaillard, Erwin Schaefer, Cyrille Beltrando, Shi-Jie Wen, and Richard Wong</i>	

## Session 12: Self-Test Generation Techniques

Deterministic Built-in TPG with Segmented FSMs .....	261
<i>Samara Sudireddy, Jayawant Kakade, and Dimitri Kagaris</i>	
A Low-Cost Accumulator-Based Test Pattern Generation Architecture .....	267
<i>Dimitrios Magos, Ioannis Voyiatzis, and Steffen Tarnick</i>	
Directed Random SBST Generation for On-Line Testing of Pipelined Processors.....	273
<i>Andreas Merentitis, Georgios Theodorou, Mihalis Giorgaras, and Nektarios Kranitis</i>	

## Session 13: Laser-Based Fault Injection in Memories

SDRAM Architecture & Single Event Effects Revealed with Laser.....	283
<i>Antonin Bougerol, Florent Miller, and Nadine Buard</i>	
Detailed Analyses of Single Laser Shot Effects in the Configuration of a Virtex-II FPGA.....	289
<i>Gaetan Canivet, Jessy Clédière, Jean Baptiste Ferron, Frederic Valette, Marc Renaudin, and Régis Leveugle</i>	
Dynamic Testing of an SRAM-Based FPGA by Time-Resolved Laser Fault Injection.....	295
<i>Vincent Pouget, Alexandre Douin, Gilles Foucard, Paul Peronnard, Dean Lewis, Pascal Fouillat, and Raoul Velazco</i>	

<b>Author Index</b> .....	303
---------------------------	-----