

# **2006 International Workshop on Nano CMOS**

## **PROCEEDINGS**

**Jan. 30, 31, Feb. 1, 2006**

**TORAY Sougou Kensyu Center**

**21-9 Suehiro, Mishima, Shizuoka, 411-0032 Japan**

The IEEE Electron Devices Society



## Tables of Contents

<b>Recent Status on Nano CMOS and Future Direction</b>	
<i>Hiroshi Iwai</i>	1
<b>CMOS Scaling and Non-Silicon Opportunities</b>	
<i>Yoshio Nishi</i>	6
<b>NanoCMOS devices at the end and beyond the roadmap</b>	
<i>S.Deleonibus, B.De Salvo, L.Clavelier,T.Ernst, O.Faynot, T.Poiroux, M.Vient</i>	13
<b>Research and Development of Transistor Structure in Nano-Scale Region</b>	
<i>M. Koyanagi, Y. Yamada, M. Park, T. Fukushima, T. Tanaka</i>	34
<b>32nm Technology Node Double-Gate SOI MOSFET using SiO<sub>2</sub> gate stacks</b>	
<i>Enrico Sangiorgi, Nicola Barin, Marco Braccioli, Claudio Fiegna</i>	38
<b>Research Opportunities for Nanoscale CMOS</b>	
<i>H.-S. Philip Wong</i>	43
<b>Mobility Enhancement in (110)-Oriented Ultra-Thin-Body Single-Gate and Double-Gate SOI MOSFETs</b>	
<i>Toshiro Hiramoto, Gen Tsutsui, Masumi Saitoh, Toshiharu Nagumo, Takuya Saraya</i>	44
<b>Ultra-shallow Junction and High-k dielectric for Nano CMOS</b>	
<i>Kazuo Tsutsui, Yuichiro Sasaki, Kenta Majima, Yotaro Fukagawa, Issui Aiba, Ryota Higaki, Cheng-Guo Jin, Hiroyuki Ito, Bunji Mizuno, Jin-Aun Ng, Kiichi Tachi, Jaeyeol Song, Yasuhiro Shiino, Kuniyuki Kakushima, Parhat Ahmet, Hiroshi Iwai</i>	56
<b>Hard and Soft X-ray Excited Photoelectron Spectroscopy Study on High-<math>\kappa</math> Gate Insulators</b>	
<i>Hiroshi Nohira, Takeo Hattori</i>	69
<b>High-resolution Rutherford Backscattering Spectroscopy for Nano-CMOS applications</b>	
<i>Kenji Kimura, Zhao Ming, Kaoru Nakajima, Motofumi Suzuki</i>	89
<b>High-resolution TEM/STEM analysis of SiO<sub>2</sub>/Si(100) and La<sub>2</sub>O<sub>3</sub>/Si(100) interfaces</b>	
<i>Nobuo Tanaka, Jun Yamasaki, Shin Inamoto, Koh Saitoh</i>	110
<b>Challenges for Sub-10 nm CMOS Devices</b>	
<i>Tohru Mogami and Hitoshi Wakabayashi</i>	125
<b>Reliability Issues for High Performance Nanoscale CMOS Technologies with Channel Mobility Enhancing Schemes</b>	
<i>Steve S. Chung</i>	128
<b>Hf-based High-k Gate Dielectrics -Scalability for hp45 node and beyond-</b>	
<i>Yasuo Nara, Seiji Inumiya, Satoshi Kamiyama, Kunio Nakamura</i>	132
<b>Evaluation of phosphorus diffusion in the confined nano-wire under the influence of Si/SiO<sub>2</sub> interface</b>	
<i>Aya Seike, Itsutaku Sano, Keisaku Yamada, Iwao Ohdomari</i>	136
<b>CMOS Technology-Based Spiral Inductors for RF Applications</b>	
<i>Ji Chen, Juin J. Liou</i>	146
<b>Narrowing the Field of High-k Gate Dielectrics: intrinsic electronically-active bonding defects in nanocrystalline transition metal oxides</b>	
<i>Gerald Lucovsky</i>	148

<b>Influences of Annealing Conditions on Flatband Voltage Properties Using Continuously Workfunction- Tuned Metal Electrodes</b>	
<i>K. Ohmori, P. Ahmet, K. Shiraishi, H. Watanabe, Y. Akasaka, K. Yamabe, M. Yoshitake, K.-S. Chang, M. L. Green, K. Yamada, T. Chikyow</i>	160
<b>New Applications of Internal Photoemission to Determine Basic MOS System Parameters</b>	
<i>Henryk M. Przewlocki</i>	163
<b>Material and Interface Instabilities of High-<math>\kappa</math> MOS Gate Dielectric Films</b>	
<i>Hei Wong, Hiroshi Iwai, Kuniyuki Kakushima</i>	169
<b>Defect Energy levels in HfO<sub>2</sub></b>	
<i>John Robertson, Ka Xiong</i>	175
<b>New findings in nano-scale interface physics and their relations to nano-CMOS technologies</b>	
<i>K. Shiraishi, Y. Akasaka, K. Torii, T. Nakayama, S. Miyazaki, T. Nakaoka, H. Watanabe, K. Ohmori, P. Ahmet, T. Chikyow, Y. Nara, K. Yamada</i>	180
<b>Local-Property Analysis for Modeling of Gate Insulator Materials</b>	
<i>Kentarō Doi, Koichi Nakamura, Akitomo Tachibana</i>	209
<b>First-principles evaluations of dielectric constants</b>	
<i>Jun Nakamura, Sadakazu Wakui, Akiko Natori</i>	236
<b>Quo Vadis Nano-CMOS ?</b>	
<i>Thomas Skotnicki</i>	250
<b>Parasitics Effects in Multi Gate MOSFETs</b>	
<i>Manoj C.R, Abhinav Mangal, V. Ramgopal Rao, K. Tsutsui, Hiroshi Iwai</i>	255
<b>Novel Aspects of Nanoscale Transistors</b>	
<i>Kenji Natori, Takashi Kurusu</i>	261
<b>Length, Width and Thickness Effects in SOI Transistors</b>	
<i>Sorin Cristoloveanu</i>	278
<b>Selective Dry Etching of La<sub>2</sub>O<sub>3</sub>/Si Stacked Film</b>	
<i>Junichi Tonotani</i>	278
<b>Characterization of Plasma Doped Shallow Junction</b>	
<i>Yuichiro Sasaki, Cheng Guo Jin and Bunji Mizuno</i>	279
<b>The use of MOS interfaces for GSI and TSI SET-based nanoelectronic processors</b>	
<i>José Camargo da Costa</i>	279