PROCEEDINGS

20th Anniversary
IEEE International
SOC Conference

September 26-29, 2007 Ambassador Hotel Hsinchu, Taiwan

TABLE OF CONTENTS

	SESSION WA2: ANALOG DESIGN FOR SOC	
	Chair: Hongjiang Song, Intel Corporation	
	Co-chair: Gin-Kou Ma, Industrial Technology Research Institute, Taiwan	
WA2.1	A 10-BIT 100MS/S PIPELINED ADC IN 0.18µM CMOS TECHNOLOGY,	3
	Hwei-yu Lee, Shen-luan Liu, National Taiwan University	
WA2.2	A 1.5V MIXED SIGNAL BIOMEDICAL SOC FOR IMPLANTABLE	7
	CARDIOVERTER DEFIBRILLATORS, Kilhwan Kim, Unsun Cho, Seunghyun	
	Lim, Youngcheol Chae, Yunho Jung, Gunhee Han, Jaeseok Kim, Yonsei	
	University	
WA2.3	A 7-BIT 400MS/S SUB-RANGING FLASH ADC IN 0.18UM CMOS, Hwei-yu	11
	Lee, I-Hsin Wang, Shen-luan Liu, National Taiwan University	
WA2.4	1V CMOS LOW-NOISE AMPLIFIER WITH INDUCTIVE RESONATED FOR	15
	3.1-10.6GHZ UWB WIRELESS RECEIVER, Zhe-Yang Huang ¹ , Che-Cheng	
	Huang ² , Chun-Chieh Chen ³ , Chung-Chih Hung ¹ , ¹ National Chiao Tung	
	University, ² Instrument Technology Research Center, NARL, ³ Chung Yuan	
	Christian University	
	SESSION WB2: DSP AND EMBEDDED SYSTEMS	
	Chair: Sangjin Hong, Intel Corporation	
	Co-chair: Ken Hsu, RIT	
WB2.1	Invited Paper: "RECONFIGURABLE ARCHITECTURE FOR VIDEO	21
	APPLICATIONS", Chung-Jr Lian, Po-Chih Tseng, Tung-Chien Chen, Yu-Wei	
	Chang, Liang-Gee Chen, National Taiwan University	
WB2.2	A 2.4GHZ 256/1024-BIT ENCRYPTION ACCELERATOR	25
	RECONFIGURABLE MONTGOMERY MULTIPLIER IN 90NM CMOS, Sanu	
	Mathew, David Harris, Mark Anders, Steven Hsu, Ram Krishnamurthy, Intel	
	Corporation	
WB2.3	DESIGN OF COST-EFFICIENT MEMORY-BASED FFT PROCESSORS	29
	USING SINGLE-PORT MEMORIES, Yao-Xian Yang, Jin-Fu Li, Hsiang-Ning	
	Liu, Chin-Long Wey, National Central University	
WB2.4	A COMPACT PIPELINED ARCHITECTURE WITH HIGH-THROUGHPUT FOR	33
	CONTEXT-BASED BINARY ARITHMETIC CODING, Chu Yu, Hwai-Tsu Hu,	
	National I-Lan University	
	POSTER SESSIONS	
	Chair: Ram Krishnamurthy, Intel Corporation	
	Co-chair: Thanh Tran, Texas Instruments	

P.1 A MERGED MUGFET AND PLANAR SOI PROCESS, Andrew Marshall¹, Rinn 39

	Cleavelin ¹ , Weise Xiong ¹ , Christian Pacha ¹ , Gerhard Knoblinger ² , Klaus Von	
	Arnim ² , Thomas Schulz ² , Klaus Schruefer ² , Ken Matthews ³ , Wolfgang Molzer ² ,	
	Paul Patruno ⁴ , Christian Russ ² , ² Infineon, ¹ Texas Instruments, ³ ATDF, ⁴ SOITEC	
P.2	AN EFFICIENT POWER REDUCTION TECHNIQUE FOR FLASH ADC,	43
	Yuh-Shyan Hwang, Department of Electronic Engineering, National Taipei	
	University of Technology	
P.3	A 250MHz 11BIT 20mW LOW-HOLD-PEDESTAL CMOS FULLY	47
	DIFFERENTIAL TRACK-AND-HOLD CIRCUIT, Tsung-Sum Lee ¹ , Chi-Chang	
	Lu ² and Jian-Ting Zhan ¹ , ¹ National Yunlin University of Science and	
	Technology, Taiwan, R.O.C., ² National Formosa University, Taiwan, R.O.C.	
P.4	PLX SIMD SOC PLATFORM DESIGN, Guang-Huei Lin ¹ , Ya-Nan Wen ¹ ,	51
	Xiao-Long Wu ¹ , Sao-Jie Chen ¹ , Yu-Hen Hu ² , ² University of Wisconsin,	
	Madison, ¹ National Taiwan University	
P.5	RECONFIGURABLE VIDEO MOTION ESTIMATION PROCESSOR, Liang Lu,	55
	John McCanny, Sakir Sezer, Queen's Univerisity Belfast	
P.6	LOW COMPUTATION AND MEMORY ACCESS FOR VARIABLE BLOCK	59
	SIZE MOTION ESTIMATION USING PIXEL TRUNCATION, Asral Bahari,	
	Tughrul Arslan, Ahmet T. Erdogan, University of Edinburgh	
P.7	AN INDEPENDENT-GATE FINFET SRAM CELL FOR HIGH DATA STABILITY	63
	AND ENHANCED INTEGRATION DENSITY, Zhiyu Liu, Sherif Tawfik, Volkan	
	Kursun, UW-Madison	
P.8	AN INCREMENTAL FLOORPLANNING ALGORITHM FOR TEMPERATURE	67
	REDUCTION, won-jin kim and ki-seok chung, Hanyang University	
P.9	SURVEILLANCE CAMERA SOC ARCHITECTURE USING ONE-BIT	71
	MOTION DETECTION FOR PORTABLE APPLICATIONS, Jeonghun Kim ¹ ,	
	Jeongwoo Park ¹ , Kyoungbum Kim ¹ , Kwangjae Lee ¹ , Kwang-Hyun Baek ² , Suki	
	Kim ¹ , ¹ Korea Univ., ² Chungang Univ.	
P.10	A 11,424 GATE-COUNT ZERO-OVERHEAD DYNAMIC OPTICALLY	75
	RECONFIGURABLE GATE ARRAY VLSI, Minoru Watanabe, Shizuoka	
	University	
P.11	INTRA-DIE PROCESS PARAMETER VARIATION AND LEAKAGE	79
	ANALYSIS OF CACHE AT THE MICROARCHITECTURAL LEVEL, Manjari	
	Agarwal, Praveen Elakkumanan, Ramalingam Sridhar, University at Buffalo	
P.12	ACCELERATING PATTERN MATCHING FOR DPI, Jun Mu, Sakir Sezer,	83
	Gareth Douglas, Dwayne Burns, Emi Garcia, Mike Hutton, Kevin Cackovic,	
	Queen's University	
P.13	A ZIGBEE COMPLIANT BASEBAND AND MAC PROCESSOR, Sinae Ji,	87
	Department of Electrical and Electronic Engineering, Yonsei University	

P.14	ROBUST 3GHz CMOS LOW NOISE AMPLIFIER ADAPTED FOR RFID	91
	RECEIVERS, Varun Ramaswamy, Manjari Agarwal, Ramalingam Sridhar,	
	University at Buffalo	
P.15	IMPROVED DECODING ALGORITHM FOR HIGH RELIABLE REED	95
	MULLER CODING, Costas Argyrides, Bristol University	
	SESSION WA3: RF CIRCUITS AND SYSTEMS	
	Chair: Hongjiang Song, Intel Corporation	
	Co-chair: Gin-Kou Ma, Industrial Technology Research Institute, Taiwan	
WA3.1	A 1V-2.39mW CAPACITOR-COUPLING RESONATED LOW NOISE	101
	AMPLIFIER FOR 3-5GHZ ULTRA-WIDEBAND SYSTEM, Zhe-Yang Huang ¹ ,	
	Che-Cheng Huang ² , Chun-Chieh Chen ³ and Chung-Chih Hung ¹ , ¹ National	
	Chiao Tung University, ² Instrument Technology Research Center, NARL,	
	³ Chung Yuan Christian University	
WA3.2	A FAST PULL-IN SCHEME OF PLLS USING A TRIPLE PATH NONLINEAR	105
	PHASE FREQUENCY DETECTOR, Minglang Lin, Ahmet T Erdogan, Tughrul	
	Arslan, Edinburgh University	
WA3.3	LOW-POWER 1.25-GHz SIGNAL BANDWIDTH 4-BIT CMOS	109
	ANALOG-TO-DIGITAL CONVERTER FOR HIGH SPURIOUS-FREE	
	DYNAMIC RANGE WIDEBAND COMMUNICATIONS, Mingzhen Wang, Henry	
	Chen, Wright State University	
WA3.4	A SPUR-REDUCTION TECHNIQUE IN A FULLY INTEGRATED CMOS	113
	FREQUENCY SYNTHESIZER FOR 5GHz WLAN SOC, Yuan Sun, Liter Siek,	
	Nanyang Technological University	
	SESSION WB3: NETWORK AND RECONFIGURABLE ARCHITECTURES	
	Chair: Tughrul Arslan, University of Edinburgh, Scotland, UK	
WB3.1	HIGH DEFECT TOLERANT LOW COST MEMORY CHIPS, Costas Argyrides ¹ ,	119
	Ahmad Al-Yamani ² , Dhiraj Pradhan ¹ , ¹ Bristol University, ² KFUPM	
WB3.2	PROGRAMMABLE CRC CIRCUIT ARCHITECTURE, Ciaran Toal ¹ , Sakir	123
	Sezer ¹ , Xin Yang ¹ , Kieran McLaughlin ¹ , Tiberiu Seceleanu ² , Dwayne Burns ¹ ,	
	¹ ECIT, ² University of Turku and TUCS	
WB3.3	IMPLEMENTATION OF FLOATING-POINT OPERATIONS FOR 3D	127
	GRAPHICS ON A COARSE-GRAINED RECONFIGURABLE	
	ARCHITECTURE, Manhwee Jo ¹ , V. K. Prasad Arava ¹ , Hoonmo Yang ² ,	
	Kiyoung Choi ¹ , ¹ Seoul National University, ² Core Logic Inc.	
WB3.4	PERFORMANCE ANALYSIS OF IEEE DEFINED LDPC CODES UNDER	131
	VARIOUS DECODING ALGORITHMS AND THEIR IMPLEMENTATION ON A	
	RECONFIGURABLE INSTRUCTION CELL ARCHITECTURE, Zahid Khan,	
	The University of Edinburgh	

SESSION TA1: LOW POWER DESIGN TECHNIQUES

Chair: Xun Liu, North Carolina State University
Co-chair: Thomas Buechner, IBM

TA1.1	ONLINE THERMAL-AWARE SCHEDULING FOR MULTIPLE CLOCK	137
	DOMAIN CMPS, Amirali Shayan Arani, University of California, San Diego	
TA1.2	DESIGN OF ULTRA LOW POWER CML MUXS AND LATCHES WITH	141
	FORWARD BODY BIAS, Hsiang-Ju Hsu, Ching-Te Chiu, Yarsun Hsu, National	
	Tsing Hua University	
TA1.3	LOW-POWER HIGH-PERFORMANCE FINFET SEQUENTIAL CIRCUITS,	145
	Sherif Tawfik , Volkan Kursun, University of Wisconsin – Madison	
TA1.4	Open	
	SESSION TB1: INDUSTRIAL SOC APPLICATIONS AND METHODS	
	Chair: Ching-Long Wey, National Central University, Taiwan	
TB1.1	H.264/AVC DECODER SOC TOWARDS THE LOW COST MOBILE VIDEO	151
	PLAYER, Sumek Wisayataksin, Dongju Li, Tsuyoshi Isshiki, Hiroaki Kunieda,	
	Tokyo Institute of Technology	
TB1.2	AN INDUSTRIAL EXPERIENCE WITH CYCLE ERROR COMPUTATION OF	155
	CYCLE ACCURATE TRANSACTION LEVEL MODELS, Junghee Lee,	
	Joonhwan Yi, Samsung Electronics	
TB1.3	POWER EVALUATION OF THE ARBITRATION POLICY FOR DIFFERENT	159
	ON-CHIP BUS BASED SOC PLATFORM, Prakash Srinivasan, Ali Ahmadinia,	
	Ahmet Erdogan, Tughrul Arslan, The University of Edinburgh	
TB1.4	A WAKEUP RUSH CURRENT AND CHARGE-UP TIME ANALYSIS METHOD	163
	FOR PROGRAMMABLE POWER-GATING DESIGNS, Kaijian Shi, Jingsong	
	Li, Synopsys	
	SESSION TA2: POWER MANAGEMENT TECHNIQUES	
	Chair: Thomas Buechner, IBM	
	Co-chair: Xun Liu, North Carolina State University	
TA2.1	STOCHASTIC GLITCH ELIMINATION CONSIDERING PATH	169
	CORRELATION, Youse Kim, Naeun Zang, Juho Kim, Sogang University,	
	Samsung Electronics	
TA2.2	POWER ESTIMATION FRAMEWORK FOR SINGLE PROCESSOR BASED	173
	SOC PLATFORM, Prakash Srinivasan, Ali Ahmadinia, Ahmet T Erdogan,	
	Tughrul Arslan, The University of Edinburgh	
TA2.3	LOW-VOLTAGE ZERO QUIESCENT CURRENT PFM BOOST CONVERTER	177
	FOR PORTABLE DEVICES, Hou-Ming Chen, Robert Chang, Chih-Liang	
	Huang, National Chung Hsing University	
TA2.4	MIXED-VTH (MVT) CMOS CIRCUIT DESIGN FOR LOW POWER CELL	181

	LIBRARIES, Jiun-Yi Lin, Chia-Lin Hu, Li-Rong Wang, Shyh-Jye Jou, National	
	Chiao Tung University	
	SESSION TB2: SYSTEM LEVEL DESIGN METHODOLOGY	
	Chair: An-Yeu Wu, National Taiwan University	
	Co-chair: Pao-Ann Hsiung, National Chung Cheng University	
TB2.1	EARLY SELECTION OF SYSTEM IMPLEMENTATION CHOICE AMONG	187
	SOC, SOP AND 3-D INTEGRATION, Roshan Weerasekera, Li-Rong Zheng,	
	Dinesh Pamunuwa, Hannu Tenhunen, Chung Hua University	
TB2.2	DEVICE ALLOCATION ON THE SEGBUS PLATFORM BASED ON	191
	COMMUNICATION SCHEDULING COST MINIMIZATION, Tiberiu Seceleanu,	
	Ville Leppanen, Olli Nevalainen, Univ. of Turku, Finland	
TB2.3	MULTILEVEL MPSOC SIMULATION USING AN MDE APPROACH, Rabie	197
	Ben-Atitallah, Eric Piel, Philippe Marquet, Smail Niar, Jean-Luc Dekeyser,	
	University of Lille, France	
TB2.4	SYMBOLIC VERIFICATION AND ERROR PREDICTION METHODOLOGY,	201
	Chun-Jen Wei ¹ , Guang_Huei Lin ¹ , Ya-Nan Wen ¹ , Sao-Jie Chen ¹ , Yu-Hen Hu ² ,	
	¹ National Taiwan University, ² University of Wisconsin, Madison	
	SESSION TA3: EMBEDDED MEMORIES	
	Chair: Shyh-Jie Jou, National Chiao Tung University, Taiwan	
TA3.1	A 65nm LOW POWER 2T1D EMBEDDED DRAM WITH LEAKAGE	207
	CURRENT REDUCTION, Mu-Tien Chang, Po-Tsang Huang, Wei Hwang,	
	National Chiao Tung University	
TA3.2	A 45nm DUAL-PORT SRAM WITH WRITE AND READ CAPABILITY	211
	ENHANCEMENT AT LOW VOLTAGE, Dao-Ping Wang ^{1,2} , Hung-Jen Liao ² ,	
	Hiroyuki Yamauchi ³ , Wei Hwang ¹ , Y. L. Lin ² , Y. H. Chen ² , H. C. Chang ² ,	
	¹ National Chiao Tung University, ² TSMC, ³ Fukuoka Institute of Technology	
TA3.3	A VERSATILE CONTENT ADDRESSABLE MEMORY ARCHITECTURE, Xin	215
	Yang, Sakir Sezer, John McCanny, Dwayne Burns, ECIT Institute, Queen's	
	University Belfast	
TA3.4	A FLEXIBLE TWO-LAYER EXTERNAL MEMORY MANAGEMENT FOR	219
	H.264/AVC DECODER, Chang-Hsuan Chang, Ming-Hung Chang, Wei Hwang,	
	National Chiao Tung Univ.	
	SESSION TB3: DESIGN TOOLS FOR SOC	
	Chair: Kaijian Shi, Synopsys, Inc	
	Co-chair: Cliff Sze, IBM	
TB3.1	Invited Paper: A PROTOTYPE OF A WIRELESS-BASED TEST SYSTEM,	225
	Jing-Jia Liou, Chih-Tsun Huang, Hsi-Pin Ma, Cheng-Wen Wu, National Tsing	
	Hua University	

183.2	Chen-Fen Chang ¹ , Yao-Wen Chang ² , ¹ Synopsys Inc., ² National Taiwan University	229
TB3.3	USING POWER GATING TECHNIQUES IN AREA-ARRAY SOC	233
	FLOORPLAN DESIGN, Chi-Yi Yeh ¹ , Wei-Ting Wei ² , Hung-Ming Chen ² , Li-Da	200
	Huang ³ , Chau-Hung Lu ⁴ , Chien-Nan Liu ⁴ , ¹ Syntronix Corporation, ² National	
	Chiao Tung University, ⁴ National Central University, ³ Magma Design	
	Automation	
TB3.4	QUTEIP: AN IP QUALIFICATION FRAMEWORK FOR SYSTEM ON CHIP,	237
	Chung-Yang (Ric) Huang, Sing-Zi Hung, Chi-Wen Chang, Ting-Hao Lin,	
	National Taiwan University	
	SESSION FA1: HIGH PERFORMANCE DIGITAL CIRCUITS AND SYSTEMS	
	Chair: Sanu Mathew, Intel Corporation	
FA1.1	A DATA-REUSE SCHEME FOR AVOIDING UNNECESSARY MEMORY	243
	ACCESSES IN MPEG-4 ASP VIDEO DECODER, Wei-Cheng Lin, Chung-Ho	
	Chen, National Cheng Kung University	
FA1.2	ANALYSIS AND DESIGN OF AN EFFICIENT COMPLEMENTARY ENERGY	247
	PATH ADIABATIC LOGIC FOR LOW-POWER SYSTEM APPLICATIONS,	
	Cihun-Siyong Alex Gong, Muh-Tian Shiue, Ci-Tong Hong, Chun-Hsien Su,	
	Kai-Wen Yao, National Central University	
FA1.3	HARDWARE ARCHITECTURE FOR LOSSLESS IMAGE COMPRESSION	251
	BASED ON CONTEXT-BASED MODELING AND ARITHMETIC CODING,	
	Xiaolin Chen, Nishan Canagarajah, Jose Nunez-Yanez, University of Bristol	
FA1.4	A PROGRAMMABLE FFT/IFFT/ WINDOWING PROCESSOR FOR MULTI	255
	STANDARD DSL APPLICATIONS, Vijayavardhan Baireddy ¹ , Himamshu	
	Khasnis ¹ , Rajesh Mundhada ² , ¹ Texas Instruments India Ltd, ² Infineon	
	Technologies, Bangalore	
SESS	SION FB1: DESIGN FOR TESTABILITY, MANUFACTURABILITY AND VALIDAT	ION
	Chair: Fabrizio Lombardi, Northeastern Univ.	
	Co-chair: Yao-Wen Chang, National Taiwan University	
FB1.1	Invited Paper: "CONTEXT-SPECIFIC LEAKAGE AND DELAY ANALYSIS OF	261
	A 65NM STANDARD CELL LIBRARY FOR LITHOGRAPHY-INDUCED	
	VARIABILITY", Darsun Tsien ¹ , Chien Kuo Wang ¹ , William WJ Wang ¹ , Yajun	
	Ran ² , Philippe Hurat ² , Nishath Verghese ² , ² Clear Shape Tech., ¹ UMC	
FB1.2	ASSERTION BASED DESIGN ERROR DIAGNOSIS FOR CORE-BASED	269
	SoCs, Mohammad Reza Kakoee, M.H Neishaburi, M Daneshtalab, Saeed	
	Safari, Tehran University	
FB1.3	DIAGNOSING SCAN CHAINS USING SAT-BASED DIAGNOSTIC PATTERN	273

	GENERATION, Jin-Fu Li ¹ , Feijun Zheng ² , Kwang-Ting Cheng ³ , ¹ National	
	Central University, ² Zhejiang University, ³ UC Santa Barbara	
FB1.4	ESD PROTECTION DESIGN FOR GIGA-HZ HIGH-SPEED I/O INTERFACES	277
	IN A 130-nm CMOS PROCESS, Yuan-Wen Hsiao ¹ , Ming-Dou Ker ¹ , Po-Yen	
	Chiu ¹ , Chun Huang ² , Yuh-Kuang Tseng ² , ² Faraday Technology Corporation,	
	¹ National Chiao Tung University	
	SESSION FA2: SIGNAL INTEGRITY AND ON-CHIP INTERCONNECTIONS	
	Chair: Radu M. Secareanu, Freescale	
FA2.1	HIERARCHICAL POWER DELIVERY NETWORK ANALYSIS USING	283
	MARKOV CHAINS, Pei-Yu Huang, Chih-Kang Lin, Yu-Min Lee, Department of	
	Communication Engineering, National Chiao Tung University	
FA2.2	PREDICTABLE SYSTEM INTERCONNECTS THROUGH AN ACCURATE	287
	EARLY WIRE CHARACTERIZATION, Ilhan Hatirnaz, Nuria Pazos, Stephane	
	Badel, Yusuf Leblebici, EPFL	
FA2.3	MULTIPLE CLOCK DOMAIN SYNCHRONIZATION FOR NETWORK ON	291
	CHIP ARCHITECTURES, Jabulani Nyathi, Partha Pande, Souradip Sarkar,	
	Washington State University	
FA2.4	AREA-DRIVEN DECOUPLING CAPACITANCE ALLOCATION BASED ON	295
	SPACE SENSITIVITY ANALYSIS FOR SIGNAL INTEGRITY, Jin-Tai Yan,	
	Zhi-Wei Chen, Ming-Yuen Wu, Chung Hua University	
	SESSION FB2: WIRELINE AND WIRELESS COMMUNICATIONS	
	Chair: Sakir Sezer, Queen's University Belfast	
FB2.1	Invited Paper: "DESIGN OF A DOWNLINK BASEBAND RECEIVER FOR	301
	IEEE 802.16E OFDMA MODE IN HIGH MOBILITY", Kang-Chuan Chang,	
	Jun-Wei Lin, Tzi-Dar Chiueh, National Taiwan University	
FB2.2	Invited Paper: "AN ALL-DIGITAL PHASE-FREQUENCY TUNABLE CLOCK	305
	GENERATOR FOR WIRELESS OFDM COMMUNICATIONS SYSTEMS",	
	Jui-Yuan Yu, Juinn-Ting Chen Chen, Mei-Hui Yang, Ching-Che Chung,	
	Chen-Yi Lee, National Chiao Tung University	
FB2.3	A TRIPLE-MODE FEED-FORWARD SIGMA-DELTA MODULATOR DESIGN	309
	FOR GSM / WCDMA / WLAN APPLICATIONS, B.R. Jose ¹ , J. Mathew ² , P.	
	Mythili ¹ , D.K. Pradhan ² , ² University of Bristol, ¹ Cochin University of Science and	
	Technology	
FB2.4	BASEBAND DESIGN FOR PASSIVE SEMI-UWB WIRELESS SENSOR AND	313
	IDENTIFICATION SYSTEMS, Zhuo Zou, Majid Baghaei-Nejad, Hannu	
	Tenhunen, Li-Rong Zheng, KTH-Royal Institute of Technology, Sweden	

TUTORIAL SESSIONS

Chair: Andrew Marshall, Texas Instruments

TUT	ORIAL SESSION TFA1: SYSTEM LEVEL DESIGN OF ANALOGUE MIXED SIGNAI	soc
TFA1	SYSTEM LEVEL DESIGN OF ANALOGUE MIXED SIGNAL SOC, Gerhard	317
	Nössing & Karsten Einwich, Infineon Technologies	
	TUTORIAL SESSION TFB1.1: INTRODUCTION TO ESL DESIGN METHODOLOG	Y
TFB1	.1 INTRODUCTION TO ESL DESIGN METHODOLOGY, Alan Su, Springsoft Inc.,	323
	Taiwan	
	TUTORIAL SESSION TFB1.2: DEVELOPMENT OF A VIRTUAL PLATFORM FOR	
	MULTIMEDIA SoC	
TFB1	.2 DEVELOPMENT OF A VIRTUAL PLATFORM FOR MULTIMEDIA SoC,	353
	Sao-Jie Chen, EE Department, National Taiwan University	
	TUTORIAL SESSION TFA2: LIGHTSPEED'S RECONFIGURABLE LOGIC	
TFA2	USING MASK RECONFIGURABLE LOGIC TO REDUCE RISK AND ADD	N/A
	FLEXIBILITY TO PLATFORM SOCS, Lyle Smith, Lightspeed Logic's Chief	
	Scientist	
	TUTORIAL SESSION TFB2.1: CODE GENERATION FOR SIMD ISA	
TFB2	2.1 CODE GENERATION FOR SIMD ISA, Yu-Hen Hu, ECE Dept, University of	379
	Wisconsin, Madison	
7	TUTORIAL SESSION TFB2.2: DEVELOPMENT OF AN EMBEDDED OS FOR A SIN	1D
	PROCESSOR	
TFB2	DEVELOPMENT OF AN EMBEDDED OS FOR A SIMD PROCESSOR,	405
	Pao-Ann Hsiung, CS Department, National Chung Cheng University	