

# **PROCEEDINGS**

**20<sup>th</sup> Anniversary**

**IEEE International**

**SOC Conference**

**September 26-29, 2007**

**Ambassador Hotel**

**Hsinchu, Taiwan**

The SOC Conference is sponsored by the IEEE Circuits and Systems Society

## TABLE OF CONTENTS

### SESSION WA2: ANALOG DESIGN FOR SOC

Chair: Hongjiang Song, Intel Corporation

Co-chair: Gin-Kou Ma, Industrial Technology Research Institute, Taiwan

WA2.1	<b>A 10-BIT 100MS/S PIPELINED ADC IN 0.18<math>\mu</math>M CMOS TECHNOLOGY,</b> <i>Hwei-yu Lee, Shen-luan Liu, National Taiwan University</i>	3
WA2.2	<b>A 1.5V MIXED SIGNAL BIOMEDICAL SOC FOR IMPLANTABLE CARDIOVERTER DEFIBRILLATORS,</b> <i>Kilhwan Kim, Unsun Cho, Seunghyun Lim, Youngcheol Chae, Yunho Jung, Gunhee Han, Jaeseok Kim, Yonsei University</i>	7
WA2.3	<b>A 7-BIT 400MS/S SUB-RANGING FLASH ADC IN 0.18UM CMOS,</b> <i>Hwei-yu Lee, I-Hsin Wang, Shen-luan Liu, National Taiwan University</i>	11
WA2.4	<b>1V CMOS LOW-NOISE AMPLIFIER WITH INDUCTIVE RESONATED FOR 3.1-10.6GHZ UWB WIRELESS RECEIVER,</b> <i>Zhe-Yang Huang<sup>1</sup>, Che-Cheng Huang<sup>2</sup>, Chun-Chieh Chen<sup>3</sup>, Chung-Chih Hung<sup>1</sup>, <sup>1</sup>National Chiao Tung University, <sup>2</sup>Instrument Technology Research Center, NARL, <sup>3</sup>Chung Yuan Christian University</i>	15

### SESSION WB2: DSP AND EMBEDDED SYSTEMS

Chair: Sangjin Hong, Intel Corporation

Co-chair: Ken Hsu, RIT

WB2.1	<b>Invited Paper: "RECONFIGURABLE ARCHITECTURE FOR VIDEO APPLICATIONS",</b> <i>Chung-Jr Lian, Po-Chih Tseng, Tung-Chien Chen, Yu-Wei Chang, Liang-Gee Chen, National Taiwan University</i>	21
WB2.2	<b>A 2.4GHZ 256/1024-BIT ENCRYPTION ACCELERATOR RECONFIGURABLE MONTGOMERY MULTIPLIER IN 90NM CMOS,</b> <i>Sanu Mathew, David Harris, Mark Anders, Steven Hsu, Ram Krishnamurthy, Intel Corporation</i>	25
WB2.3	<b>DESIGN OF COST-EFFICIENT MEMORY-BASED FFT PROCESSORS USING SINGLE-PORT MEMORIES,</b> <i>Yao-Xian Yang, Jin-Fu Li, Hsiang-Ning Liu, Chin-Long Wey, National Central University</i>	29
WB2.4	<b>A COMPACT PIPELINED ARCHITECTURE WITH HIGH-THROUGHPUT FOR CONTEXT-BASED BINARY ARITHMETIC CODING,</b> <i>Chu Yu, Hwai-Tsu Hu, National I-Lan University</i>	33

### POSTER SESSIONS

Chair: Ram Krishnamurthy, Intel Corporation

Co-chair: Thanh Tran, Texas Instruments

P.1	<b>A MERGED MUGFET AND PLANAR SOI PROCESS,</b> <i>Andrew Marshall<sup>1</sup>, Rinn</i>	39
-----	---	----

	<i>Cleavelin<sup>1</sup>, Weise Xiong<sup>1</sup>, Christian Pacha<sup>1</sup>, Gerhard Knoblinger<sup>2</sup>, Klaus Von Arnim<sup>2</sup>, Thomas Schulz<sup>2</sup>, Klaus Schrufer<sup>2</sup>, Ken Matthews<sup>3</sup>, Wolfgang Molzer<sup>2</sup>, Paul Patruno<sup>4</sup>, Christian Russ<sup>2</sup>, <sup>2</sup>Infineon, <sup>1</sup>Texas Instruments, <sup>3</sup>ATDF, <sup>4</sup>SOITEC</i>	
<b>P.2</b>	<b>AN EFFICIENT POWER REDUCTION TECHNIQUE FOR FLASH ADC,</b> <i>Yuh-Shyan Hwang, Department of Electronic Engineering, National Taipei University of Technology</i>	43
<b>P.3</b>	<b>A 250MHz 11BIT 20mW LOW-HOLD-PEDESTAL CMOS FULLY DIFFERENTIAL TRACK-AND-HOLD CIRCUIT,</b> <i>Tsung-Sum Lee<sup>1</sup>, Chi-Chang Lu<sup>2</sup> and Jian-Ting Zhan<sup>1</sup>, <sup>1</sup>National Yunlin University of Science and Technology, Taiwan, R.O.C., <sup>2</sup>National Formosa University, Taiwan, R.O.C.</i>	47
<b>P.4</b>	<b>PLX SIMD SOC PLATFORM DESIGN,</b> <i>Guang-Huei Lin<sup>1</sup>, Ya-Nan Wen<sup>1</sup>, Xiao-Long Wu<sup>1</sup>, Sao-Jie Chen<sup>1</sup>, Yu-Hen Hu<sup>2</sup>, <sup>2</sup>University of Wisconsin, Madison, <sup>1</sup>National Taiwan University</i>	51
<b>P.5</b>	<b>RECONFIGURABLE VIDEO MOTION ESTIMATION PROCESSOR,</b> <i>Liang Lu, John McCanny, Sakir Sezer, Queen's Univerisity Belfast</i>	55
<b>P.6</b>	<b>LOW COMPUTATION AND MEMORY ACCESS FOR VARIABLE BLOCK SIZE MOTION ESTIMATION USING PIXEL TRUNCATION,</b> <i>Asral Bahari, Tughrul Arslan, Ahmet T. Erdogan, University of Edinburgh</i>	59
<b>P.7</b>	<b>AN INDEPENDENT-GATE FINFET SRAM CELL FOR HIGH DATA STABILITY AND ENHANCED INTEGRATION DENSITY,</b> <i>Zhiyu Liu, Sherif Tawfik, Volkan Kursun, UW-Madison</i>	63
<b>P.8</b>	<b>AN INCREMENTAL FLOORPLANNING ALGORITHM FOR TEMPERATURE REDUCTION,</b> <i>won-jin kim and ki-seok chung, Hanyang University</i>	67
<b>P.9</b>	<b>SURVEILLANCE CAMERA SOC ARCHITECTURE USING ONE-BIT MOTION DETECTION FOR PORTABLE APPLICATIONS,</b> <i>Jeonghun Kim<sup>1</sup>, Jeongwoo Park<sup>1</sup>, Kyoungbum Kim<sup>1</sup>, Kwangjae Lee<sup>1</sup>, Kwang-Hyun Baek<sup>2</sup>, Suki Kim<sup>1</sup>, <sup>1</sup>Korea Univ., <sup>2</sup>Chungang Univ.</i>	71
<b>P.10</b>	<b>A 11,424 GATE-COUNT ZERO-OVERHEAD DYNAMIC OPTICALLY RECONFIGURABLE GATE ARRAY VLSI,</b> <i>Minoru Watanabe, Shizuoka University</i>	75
<b>P.11</b>	<b>INTRA-DIE PROCESS PARAMETER VARIATION AND LEAKAGE ANALYSIS OF CACHE AT THE MICROARCHITECTURAL LEVEL,</b> <i>Manjari Agarwal, Praveen Elakkumanan, Ramalingam Sridhar, University at Buffalo</i>	79
<b>P.12</b>	<b>ACCELERATING PATTERN MATCHING FOR DPI,</b> <i>Jun Mu, Sakir Sezer, Gareth Douglas, Dwayne Burns, Emi Garcia, Mike Hutton, Kevin Cackovic, Queen's University</i>	83
<b>P.13</b>	<b>A ZIGBEE COMPLIANT BASEBAND AND MAC PROCESSOR,</b> <i>Sinae Ji, Department of Electrical and Electronic Engineering, Yonsei University</i>	87

P.14	<b>ROBUST 3GHz CMOS LOW NOISE AMPLIFIER ADAPTED FOR RFID RECEIVERS</b> , <i>Varun Ramaswamy, Manjari Agarwal, Ramalingam Sridhar, University at Buffalo</i>	91
P.15	<b>IMPROVED DECODING ALGORITHM FOR HIGH RELIABLE REED MULLER CODING</b> , <i>Costas Argyrides, Bristol University</i>	95
<b>SESSION WA3: RF CIRCUITS AND SYSTEMS</b>		
<i>Chair: Hongjiang Song, Intel Corporation</i>		
<i>Co-chair: Gin-Kou Ma, Industrial Technology Research Institute, Taiwan</i>		
WA3.1	<b>A 1V-2.39mW CAPACITOR-COUPLING RESONATED LOW NOISE AMPLIFIER FOR 3-5GHZ ULTRA-WIDEBAND SYSTEM</b> , <i>Zhe-Yang Huang<sup>1</sup>, Che-Cheng Huang<sup>2</sup>, Chun-Chieh Chen<sup>3</sup> and Chung-Chih Hung<sup>1</sup>, <sup>1</sup>National Chiao Tung University, <sup>2</sup>Instrument Technology Research Center, NARL, <sup>3</sup>Chung Yuan Christian University</i>	101
WA3.2	<b>A FAST PULL-IN SCHEME OF PLLS USING A TRIPLE PATH NONLINEAR PHASE FREQUENCY DETECTOR</b> , <i>Minglang Lin, Ahmet T Erdogan, Tughrul Arslan, Edinburgh University</i>	105
WA3.3	<b>LOW-POWER 1.25-GHz SIGNAL BANDWIDTH 4-BIT CMOS ANALOG-TO-DIGITAL CONVERTER FOR HIGH SPURIOUS-FREE DYNAMIC RANGE WIDEBAND COMMUNICATIONS</b> , <i>Mingzhen Wang, Henry Chen, Wright State University</i>	109
WA3.4	<b>A SPUR-REDUCTION TECHNIQUE IN A FULLY INTEGRATED CMOS FREQUENCY SYNTHESIZER FOR 5GHz WLAN SOC</b> , <i>Yuan Sun, Liter Siek, Nanyang Technological University</i>	113
<b>SESSION WB3: NETWORK AND RECONFIGURABLE ARCHITECTURES</b>		
<i>Chair: Tughrul Arslan, University of Edinburgh, Scotland, UK</i>		
WB3.1	<b>HIGH DEFECT TOLERANT LOW COST MEMORY CHIPS</b> , <i>Costas Argyrides<sup>1</sup>, Ahmad Al-Yamani<sup>2</sup>, Dhiraj Pradhan<sup>1</sup>, <sup>1</sup>Bristol University, <sup>2</sup>KFUPM</i>	119
WB3.2	<b>PROGRAMMABLE CRC CIRCUIT ARCHITECTURE</b> , <i>Ciaran Toal<sup>1</sup>, Sakir Sezer<sup>1</sup>, Xin Yang<sup>1</sup>, Kieran McLaughlin<sup>1</sup>, Tiberiu Seceleanu<sup>2</sup>, Dwayne Burns<sup>1</sup>, <sup>1</sup>ECIT, <sup>2</sup>University of Turku and TUCS</i>	123
WB3.3	<b>IMPLEMENTATION OF FLOATING-POINT OPERATIONS FOR 3D GRAPHICS ON A COARSE-GRAINED RECONFIGURABLE ARCHITECTURE</b> , <i>Manhwee Jo<sup>1</sup>, V. K. Prasad Arava<sup>1</sup>, Hoonmo Yang<sup>2</sup>, Kiyong Choi<sup>1</sup>, <sup>1</sup>Seoul National University, <sup>2</sup>Core Logic Inc.</i>	127
WB3.4	<b>PERFORMANCE ANALYSIS OF IEEE DEFINED LDPC CODES UNDER VARIOUS DECODING ALGORITHMS AND THEIR IMPLEMENTATION ON A RECONFIGURABLE INSTRUCTION CELL ARCHITECTURE</b> , <i>Zahid Khan, The University of Edinburgh</i>	131

### SESSION TA1: LOW POWER DESIGN TECHNIQUES

Chair: Xun Liu, North Carolina State University

Co-chair: Thomas Buechner, IBM

TA1.1	ONLINE THERMAL-AWARE SCHEDULING FOR MULTIPLE CLOCK DOMAIN CMPS, <i>Amirali Shayan Arani, University of California, San Diego</i>	137
TA1.2	DESIGN OF ULTRA LOW POWER CML MUXS AND LATCHES WITH FORWARD BODY BIAS, <i>Hsiang-Ju Hsu, Ching-Te Chiu, Yarsun Hsu, National Tsing Hua University</i>	141
TA1.3	LOW-POWER HIGH-PERFORMANCE FINFET SEQUENTIAL CIRCUITS, <i>Sherif Tawfik, Volkan Kursun, University of Wisconsin – Madison</i>	145
TA1.4	Open	

### SESSION TB1: INDUSTRIAL SOC APPLICATIONS AND METHODS

Chair: Ching-Long Wey, National Central University, Taiwan

TB1.1	H.264/AVC DECODER SOC TOWARDS THE LOW COST MOBILE VIDEO PLAYER, <i>Sumek Wisayataksin, Dongju Li, Tsuyoshi Isshiki, Hiroaki Kunieda, Tokyo Institute of Technology</i>	151
TB1.2	AN INDUSTRIAL EXPERIENCE WITH CYCLE ERROR COMPUTATION OF CYCLE ACCURATE TRANSACTION LEVEL MODELS, <i>Junghee Lee, Joonhwan Yi, Samsung Electronics</i>	155
TB1.3	POWER EVALUATION OF THE ARBITRATION POLICY FOR DIFFERENT ON-CHIP BUS BASED SOC PLATFORM, <i>Prakash Srinivasan, Ali Ahmadinia, Ahmet Erdogan, Tughrul Arslan, The University of Edinburgh</i>	159
TB1.4	A WAKEUP RUSH CURRENT AND CHARGE-UP TIME ANALYSIS METHOD FOR PROGRAMMABLE POWER-GATING DESIGNS, <i>Kaijian Shi, Jingsong Li, Synopsys</i>	163

### SESSION TA2: POWER MANAGEMENT TECHNIQUES

Chair: Thomas Buechner, IBM

Co-chair: Xun Liu, North Carolina State University

TA2.1	STOCHASTIC GLITCH ELIMINATION CONSIDERING PATH CORRELATION, <i>Youse Kim, Naeun Zang, Juho Kim, Sogang University, Samsung Electronics</i>	169
TA2.2	POWER ESTIMATION FRAMEWORK FOR SINGLE PROCESSOR BASED SOC PLATFORM, <i>Prakash Srinivasan, Ali Ahmadinia, Ahmet T Erdogan, Tughrul Arslan, The University of Edinburgh</i>	173
TA2.3	LOW-VOLTAGE ZERO QUIESCENT CURRENT PFM BOOST CONVERTER FOR PORTABLE DEVICES, <i>Hou-Ming Chen, Robert Chang, Chih-Liang Huang, National Chung Hsing University</i>	177
TA2.4	MIXED-VTH (MVT) CMOS CIRCUIT DESIGN FOR LOW POWER CELL	181

**LIBRARIES**, Jiun-Yi Lin, Chia-Lin Hu, Li-Rong Wang, Shyh-Jye Jou, National Chiao Tung University

**SESSION TB2: SYSTEM LEVEL DESIGN METHODOLOGY**

Chair: An-Yeu Wu, National Taiwan University

Co-chair: Pao-Ann Hsiung, National Chung Cheng University

- TB2.1 EARLY SELECTION OF SYSTEM IMPLEMENTATION CHOICE AMONG SOC, SOP AND 3-D INTEGRATION**, Roshan Weerasekera, Li-Rong Zheng, Dinesh Pamunuwa, Hannu Tenhunen, Chung Hua University 187
- TB2.2 DEVICE ALLOCATION ON THE SEGBUS PLATFORM BASED ON COMMUNICATION SCHEDULING COST MINIMIZATION**, Tiberiu Seceleanu, Ville Leppanen, Olli Nevalainen, Univ. of Turku, Finland 191
- TB2.3 MULTILEVEL MPSOC SIMULATION USING AN MDE APPROACH**, Rabie Ben-Atitallah, Eric Piel, Philippe Marquet, Smail Niar, Jean-Luc Dekeyser, University of Lille, France 197
- TB2.4 SYMBOLIC VERIFICATION AND ERROR PREDICTION METHODOLOGY**, Chun-Jen Wei<sup>1</sup>, Guang\_Huei Lin<sup>1</sup>, Ya-Nan Wen<sup>1</sup>, Sao-Jie Chen<sup>1</sup>, Yu-Hen Hu<sup>2</sup>, <sup>1</sup>National Taiwan University, <sup>2</sup>University of Wisconsin, Madison 201

**SESSION TA3: EMBEDDED MEMORIES**

Chair: Shyh-Jie Jou, National Chiao Tung University, Taiwan

- TA3.1 A 65nm LOW POWER 2T1D EMBEDDED DRAM WITH LEAKAGE CURRENT REDUCTION**, Mu-Tien Chang, Po-Tsang Huang, Wei Hwang, National Chiao Tung University 207
- TA3.2 A 45nm DUAL-PORT SRAM WITH WRITE AND READ CAPABILITY ENHANCEMENT AT LOW VOLTAGE**, Dao-Ping Wang<sup>1,2</sup>, Hung-Jen Liao<sup>2</sup>, Hiroyuki Yamauchi<sup>3</sup>, Wei Hwang<sup>1</sup>, Y. L. Lin<sup>2</sup>, Y. H. Chen<sup>2</sup>, H. C. Chang<sup>2</sup>, <sup>1</sup>National Chiao Tung University, <sup>2</sup>TSMC, <sup>3</sup>Fukuoka Institute of Technology 211
- TA3.3 A VERSATILE CONTENT ADDRESSABLE MEMORY ARCHITECTURE**, Xin Yang, Sakir Sezer, John McCanny, Dwayne Burns, ECIT Institute, Queen's University Belfast 215
- TA3.4 A FLEXIBLE TWO-LAYER EXTERNAL MEMORY MANAGEMENT FOR H.264/AVC DECODER**, Chang-Hsuan Chang, Ming-Hung Chang, Wei Hwang, National Chiao Tung Univ. 219

**SESSION TB3: DESIGN TOOLS FOR SOC**

Chair: Kaijian Shi, Synopsys, Inc

Co-chair: Cliff Sze, IBM

- TB3.1 Invited Paper: A PROTOTYPE OF A WIRELESS-BASED TEST SYSTEM**, Jing-Jia Liou, Chih-Tsun Huang, Hsi-Pin Ma, Cheng-Wen Wu, National Tsing Hua University 225

<b>TB3.2</b>	<b>X-ROUTE: AN X-ARCHITECTURE FULL-CHIP MULTILEVEL ROUTER,</b> <i>Chen-Fen Chang<sup>1</sup>, Yao-Wen Chang<sup>2</sup>, <sup>1</sup>Synopsys Inc., <sup>2</sup>National Taiwan University</i>	229
<b>TB3.3</b>	<b>USING POWER GATING TECHNIQUES IN AREA-ARRAY SOC FLOORPLAN DESIGN,</b> <i>Chi-Yi Yeh<sup>1</sup>, Wei-Ting Wei<sup>2</sup>, Hung-Ming Chen<sup>2</sup>, Li-Da Huang<sup>3</sup>, Chau-Hung Lu<sup>4</sup>, Chien-Nan Liu<sup>4</sup>, <sup>1</sup>Syntronix Corporation, <sup>2</sup>National Chiao Tung University, <sup>4</sup>National Central University, <sup>3</sup>Magma Design Automation</i>	233
<b>TB3.4</b>	<b>QUTEIP: AN IP QUALIFICATION FRAMEWORK FOR SYSTEM ON CHIP,</b> <i>Chung-Yang (Ric) Huang, Sing-Zi Hung, Chi-Wen Chang, Ting-Hao Lin, National Taiwan University</i>	237
<b>SESSION FA1: HIGH PERFORMANCE DIGITAL CIRCUITS AND SYSTEMS</b>		
<i>Chair: Sanu Mathew, Intel Corporation</i>		
<b>FA1.1</b>	<b>A DATA-REUSE SCHEME FOR AVOIDING UNNECESSARY MEMORY ACCESSES IN MPEG-4 ASP VIDEO DECODER,</b> <i>Wei-Cheng Lin, Chung-Ho Chen, National Cheng Kung University</i>	243
<b>FA1.2</b>	<b>ANALYSIS AND DESIGN OF AN EFFICIENT COMPLEMENTARY ENERGY PATH ADIABATIC LOGIC FOR LOW-POWER SYSTEM APPLICATIONS,</b> <i>Cihun-Siyong Alex Gong, Muh-Tian Shiue, Ci-Tong Hong, Chun-Hsien Su, Kai-Wen Yao, National Central University</i>	247
<b>FA1.3</b>	<b>HARDWARE ARCHITECTURE FOR LOSSLESS IMAGE COMPRESSION BASED ON CONTEXT-BASED MODELING AND ARITHMETIC CODING,</b> <i>Xiaolin Chen, Nishan Canagarajah, Jose Nunez-Yanez, University of Bristol</i>	251
<b>FA1.4</b>	<b>A PROGRAMMABLE FFT/IFFT/ WINDOWING PROCESSOR FOR MULTI STANDARD DSL APPLICATIONS,</b> <i>Vijayavardhan Baireddy<sup>1</sup>, Himamshu Khasnis<sup>1</sup>, Rajesh Mundhada<sup>2</sup>, <sup>1</sup>Texas Instruments India Ltd, <sup>2</sup>Infineon Technologies, Bangalore</i>	255
<b>SESSION FB1: DESIGN FOR TESTABILITY, MANUFACTURABILITY AND VALIDATION</b>		
<i>Chair: Fabrizio Lombardi, Northeastern Univ.</i>		
<i>Co-chair: Yao-Wen Chang, National Taiwan University</i>		
<b>FB1.1</b>	<b>Invited Paper: "CONTEXT-SPECIFIC LEAKAGE AND DELAY ANALYSIS OF A 65NM STANDARD CELL LIBRARY FOR LITHOGRAPHY-INDUCED VARIABILITY",</b> <i>Darsun Tsien<sup>1</sup>, Chien Kuo Wang<sup>1</sup>, William WJ Wang<sup>1</sup>, Yajun Ran<sup>2</sup>, Philippe Hurat<sup>2</sup>, Nishath Verghese<sup>2</sup>, <sup>2</sup>Clear Shape Tech., <sup>1</sup>UMC</i>	261
<b>FB1.2</b>	<b>ASSERTION BASED DESIGN ERROR DIAGNOSIS FOR CORE-BASED SoCs,</b> <i>Mohammad Reza Kakooe, M.H Neishaburi, M Daneshtalab, Saeed Safari, Tehran University</i>	269
<b>FB1.3</b>	<b>DIAGNOSING SCAN CHAINS USING SAT-BASED DIAGNOSTIC PATTERN</b>	273

**GENERATION**, Jin-Fu Li<sup>1</sup>, Feijun Zheng<sup>2</sup>, Kwang-Ting Cheng<sup>3</sup>, <sup>1</sup>National Central University, <sup>2</sup>Zhejiang University, <sup>3</sup>UC Santa Barbara

- FB1.4 ESD PROTECTION DESIGN FOR GIGA-HZ HIGH-SPEED I/O INTERFACES IN A 130-nm CMOS PROCESS**, Yuan-Wen Hsiao<sup>1</sup>, Ming-Dou Ker<sup>1</sup>, Po-Yen Chiu<sup>1</sup>, Chun Huang<sup>2</sup>, Yuh-Kuang Tseng<sup>2</sup>, <sup>2</sup>Faraday Technology Corporation, <sup>1</sup>National Chiao Tung University 277

**SESSION FA2: SIGNAL INTEGRITY AND ON-CHIP INTERCONNECTIONS**

*Chair: Radu M. Secareanu, Freescale*

- FA2.1 HIERARCHICAL POWER DELIVERY NETWORK ANALYSIS USING MARKOV CHAINS**, Pei-Yu Huang, Chih-Kang Lin, Yu-Min Lee, Department of Communication Engineering, National Chiao Tung University 283
- FA2.2 PREDICTABLE SYSTEM INTERCONNECTS THROUGH AN ACCURATE EARLY WIRE CHARACTERIZATION**, Ilhan Hatirnaz, Nuria Pazos, Stephane Badel, Yusuf Leblebici, EPFL 287
- FA2.3 MULTIPLE CLOCK DOMAIN SYNCHRONIZATION FOR NETWORK ON CHIP ARCHITECTURES**, Jabulani Nyathi, Partha Pande, Souradip Sarkar, Washington State University 291
- FA2.4 AREA-DRIVEN DECOUPLING CAPACITANCE ALLOCATION BASED ON SPACE SENSITIVITY ANALYSIS FOR SIGNAL INTEGRITY**, Jin-Tai Yan, Zhi-Wei Chen, Ming-Yuen Wu, Chung Hua University 295

**SESSION FB2: WIRELINE AND WIRELESS COMMUNICATIONS**

*Chair: Sakir Sezer, Queen's University Belfast*

- FB2.1 Invited Paper: "DESIGN OF A DOWNLINK BASEBAND RECEIVER FOR IEEE 802.16E OFDMA MODE IN HIGH MOBILITY"**, Kang-Chuan Chang, Jun-Wei Lin, Tzi-Dar Chiueh, National Taiwan University 301
- FB2.2 Invited Paper: "AN ALL-DIGITAL PHASE-FREQUENCY TUNABLE CLOCK GENERATOR FOR WIRELESS OFDM COMMUNICATIONS SYSTEMS"**, Jui-Yuan Yu, Juinn-Ting Chen, Mei-Hui Yang, Ching-Che Chung, Chen-Yi Lee, National Chiao Tung University 305
- FB2.3 A TRIPLE-MODE FEED-FORWARD SIGMA-DELTA MODULATOR DESIGN FOR GSM / WCDMA / WLAN APPLICATIONS**, B.R. Jose<sup>1</sup>, J. Mathew<sup>2</sup>, P. Mythili<sup>1</sup>, D.K. Pradhan<sup>2</sup>, <sup>2</sup>University of Bristol, <sup>1</sup>Cochin University of Science and Technology 309
- FB2.4 BASEBAND DESIGN FOR PASSIVE SEMI-UWB WIRELESS SENSOR AND IDENTIFICATION SYSTEMS**, Zhuo Zou, Majid Baghaei-Nejad, Hannu Tenhunen, Li-Rong Zheng, KTH-Royal Institute of Technology, Sweden 313



## TUTORIAL SESSIONS

Chair: *Andrew Marshall, Texas Instruments*

### TUTORIAL SESSION TFA1: SYSTEM LEVEL DESIGN OF ANALOGUE MIXED SIGNAL SOC

**TFA1**    **SYSTEM LEVEL DESIGN OF ANALOGUE MIXED SIGNAL SOC**, *Gerhard*    317  
*Nössing & Karsten Einwich, Infineon Technologies*

### TUTORIAL SESSION TFB1.1: INTRODUCTION TO ESL DESIGN METHODOLOGY

**TFB1.1**    **INTRODUCTION TO ESL DESIGN METHODOLOGY**, *Alan Su, Springsoft Inc.*,    323  
*Taiwan*

### TUTORIAL SESSION TFB1.2: DEVELOPMENT OF A VIRTUAL PLATFORM FOR MULTIMEDIA SoC

**TFB1.2**    **DEVELOPMENT OF A VIRTUAL PLATFORM FOR MULTIMEDIA SoC**,    353  
*Sao-Jie Chen, EE Department, National Taiwan University*

### TUTORIAL SESSION TFA2: LIGHTSPEED'S RECONFIGURABLE LOGIC

**TFA2**    **USING MASK RECONFIGURABLE LOGIC TO REDUCE RISK AND ADD**    N/A  
**FLEXIBILITY TO PLATFORM SOCS**, *Lyle Smith, Lightspeed Logic's Chief*  
*Scientist*

### TUTORIAL SESSION TFB2.1: CODE GENERATION FOR SIMD ISA

**TFB2.1**    **CODE GENERATION FOR SIMD ISA**, *Yu-Hen Hu, ECE Dept, University of*    379  
*Wisconsin, Madison*

### TUTORIAL SESSION TFB2.2: DEVELOPMENT OF AN EMBEDDED OS FOR A SIMD PROCESSOR

**TFB2.2**    **DEVELOPMENT OF AN EMBEDDED OS FOR A SIMD PROCESSOR**,    405  
*Pao-Ann Hsiung, CS Department, National Chung Cheng University*