



**Proceedings of the 15<sup>th</sup> International Conference**



**MIXED DESIGN OF INTEGRATED  
CIRCUITS AND SYSTEMS**

**MIXDES 2008**



**Poznań, Poland  
19 - 21 June, 2008**

*Organised by:*

**Department of Microelectronics and Computer Science,  
Technical University of Łódź, Poland**

**Chair of Computer Engineering,  
Poznań University of Technology, Poland**

**Institute of Microelectronics and Optoelectronics,  
Warsaw University of Technology, Poland**

*in co-operation with:*

**Poland Section IEEE - CAS & ED Chapters**

**Section of Microelectronics  
and Section of Signals, Electronic Circuits and Systems  
of the Committee of Electronics and Telecommunication  
of the Polish Academy of Sciences**



# Table of Contents

Preface .....	3
Table of Contents .....	7

## General Invited Papers

High Performance Computing in Nanoscale Electro-thermal Modeling and Simulations .....	17
<i>A.W. SKOREK (Univ. Quebec at Trois-Rivières, CANADA and Tech. Univ. Białystok, POLAND)</i>	
LTCC in Microelectronics, Microsystems, and Sensors .....	23
<i>K.A. PETERSON, R.T. KNUDSON, E.J. GARCIA, K.D. PATEL, M. OKANDAN, C.K. HO, C.D. JAMES, S.B. ROHDE, B.R. ROHRER (Sandia Labs, USA), F. SMITH, L.R. ZAWICKI (Honeywell Federal Manufact. and Techn., USA), B.D. WROBLEWSKI (Sandia Labs, USA)</i>	
The HiSIM Compact Model Family for Integrated Devices Containing a Surface-potential MOSFET Core .....	39
<i>H.J. MATTAUSCH, M. MIURA-MATTAUSCH, N. SADACHIKA, M. MIYAKE, D. NAVARRO (Hiroshima Univ., JAPAN)</i>	

## Compact Modeling and Characterization of Nano CMOS Technologies

Analytical Modeling of the Electrostatic Potential in MOS Devices by Conformal Mapping .....	53
<i>A. KLOES, M. WEIDEMANN (Univ. Applied Sciences Giessen, GERMANY)</i>	
Development of Multi-gate MOSFET Models for Circuit Simulation with a Compact Modeling Platform .....	59
<i>H.J. MATTAUSCH (Hiroshima Univ., JAPAN), M. CHAN (Hong Kong Univ. of Science &amp; Techn., HONG KONG), J. HE (Peking Univ., CHINA), H. KOIKE (AIST, JAPAN), M. MIURA-MATTAUSCH (Hiroshima Univ., JAPAN), T. NAKAGAWA (AIST, JAPAN), Y.J. PARK (Seoul Nat. Univ., KOREA), T. TSUTSUMI (Meiji Univ., JAPAN), Z. YU (Tsinghua Univ., CHINA)</i>	
Electrical Characterization of FinFETs .....	65
<i>A. MALINOWSKI (Institute of Electron Techn., POLAND), A. KOCIUBIŃSKI (Lublin Univ. of Techn., POLAND), P. SAŁEK, L. ŁUKASIAK (Warsaw Univ. of Techn., POLAND), M. ZABOROWSKI, D. TOMASZEWSKI (Institute of Electron Techn., POLAND), A. JAKUBOWSKI (Warsaw Univ. of Techn., POLAND)</i>	
Electrical Characterization of MOSFETs with Ultrathin SiON Gate Dielectric .....	71
<i>J. JASIŃSKI, G. GŁUSZKO, M. IWANOWICZ (Warsaw Univ. of Techn., POLAND), D. TOMASZEWSKI (Institute of Electron Techn., POLAND), L. ŁUKASIAK, A. JAKUBOWSKI (Warsaw Univ. of Techn., POLAND)</i>	
Modeling of High-voltage NMOS Transistors Using Extended BSIM3 Model .....	75
<i>J. PIECZYŃSKI, I. DONCOV (Fraunhofer Institute IMS, GERMANY)</i>	
Noise Optimization of Fast Charge Sensitive Amplifier in Submicron Technology for Low Power Application .....	81
<i>R. SZCZYGIEL, P. GRYBOS, P. MAJ (AGH Univ. of Science and Techn., POLAND)</i>	
TCAD Modeling and Characterization of Short-range Variations in Multiple-gate Devices and Circuit Blocks .....	85
<i>E. BARAVELLI, N. SPECIALE (Univ. Bologna, ITALY), A. DIXIT (IBM, INDIA), M. JURCZAK (IMEC, BELGIUM)</i>	

## CARE Project

A Novel Approach for Real Time Neutron Radiation Monitoring Based on the Bubble Dosimeter .....	93
<i>W. DĘBOWSKI, K. PRZYGODA, G. JABŁOŃSKI, A. NAPIERALSKI (Tech. Univ. Łódź, POLAND), B. MUKHERJEE (Deutsche Elektronen-Synchrotron DESY, GERMANY)</i>	
Application of Precision Low Frequency Signal Generation as Intermediate Frequency for Upconversion in Particle Accelerator Field Control .....	97
<i>S. TARNOWSKI, A. PIOTROWSKI (Tech. Univ. Łódź, POLAND)</i>	

ATCA Carrier Board with IPMI Supervisory Circuit .....	101
<i>A. ZAWADA, D. MAKOWSKI (Tech. Univ. Łódź, POLAND), T. JEŻYŃSKI, S. SIMROCK (Deutsche Elektronen-Synchrotron DESY, GERMANY), A. NAPIERALSKI (Tech. Univ. Łódź, POLAND)</i>	
Control System for Compensation of Lorentz Force Detuning for Superconducting Cavities .....	107
<i>K. PRZYGODA, M. GRECKI, T. POŻNIAK (Tech. Univ. Łódź, POLAND)</i>	
Distributed Monitoring System for the Master Oscillator of the FLASH Accelerator .....	111
<i>K. CZUBA, P. PUCYK, M. ŁADNO (Warsaw Univ. of Techn., POLAND)</i>	
Hardware Fault Tolerance Implemented in Software at the Compiler Level with Special Emphasis on Array-variable Protection .....	115
<i>A. PIOTROWSKI, D. MAKOWSKI, G. JABŁOŃSKI, S. TARNOWSKI, A. NAPIERALSKI (Tech. Univ. Łódź, POLAND)</i>	
Implementation of the RF-gun Controller as a Message-based Device in VXI Systems .....	121
<i>W. KOPREK, K.W. HEJN (Warsaw Univ. of Techn., POLAND)</i>	
Java-based Interface for Radiation Monitoring System RadMon .....	127
<i>A. GRABKA, D. MAKOWSKI, B. ŚWIERCZ (Tech. Univ. Łódź, POLAND), B. MUKHERJEE (Deutsche Elektronen-Synchrotron DESY, GERMANY), A. NAPIERALSKI (Tech. Univ. Łódź, POLAND)</i>	
Novel Applications of Radiochromic Film in Radiation Dosimetry at High-energy Accelerators .....	131
<i>B. MUKHERJEE (Deutsche Elektronen-Synchrotron DESY, GERMANY), D. MAKOWSKI, P. KRASIŃSKI (Tech. Univ. Łódź, POLAND), P. CROSS (Radiological Physics Pty. Ltd. Belair, AUSTRALIA), M. GRECKI, S. SIMROCK (Deutsche Elektronen-Synchrotron DESY, GERMANY)</i>	
Portable Radiochromic Film Readout System .....	135
<i>P. KRASIŃSKI, D. MAKOWSKI (Tech. Univ. Łódź, POLAND), B. MUKHERJEE, S. SIMROCK (Deutsche Elektronen-Synchrotron DESY, GERMANY), A. NAPIERALSKI (Tech. Univ. Łódź, POLAND)</i>	
Universal Communication Module Based on AMC Standard .....	139
<i>D. MAKOWSKI, A. PIOTROWSKI, A. NAPIERALSKI (Tech. Univ. Łódź, POLAND)</i>	

## 1 Design of Integrated Circuits and Microsystems

20 Gb/s Referenceless Quarter-rate PLL-based Clock Data Recovery Circuit in 130 nm Technology .....	147
<i>M. ASSAAD, D.R.S. CUMMING (Univ. Glasgow, UK)</i>	
A 24dB Gain Gilbert-type Down-sampling Mixer with Increased DC-input Range through Exploiting the Body Effect .....	151
<i>K. SCHWEIGER, H. ZIMMERMANN (Tech. Univ. Wien, AUSTRIA)</i>	
A 72.2Mbit/s LC-based Power Amplifier in 65nm CMOS for 2.4GHz 802.11n WLAN .....	155
<i>J. FRITZIN (Linköping Univ., SWEDEN), T. JOHANSSON (Infineon Technologies Nordic AB, SWEDEN), A. ALVANDPOUR (Linköping Univ., SWEDEN)</i>	
A 9-bit 1Gs/s CMOS Folding ADC Implementation Using TIQ Based Flash ADC Cores .....	159
<i>O. AYTAZ, A. TANGEL (Kocaeli Univ., TURKEY), G. DUNDAR (Bogazici Univ., TURKEY)</i>	
A Current-mode Filter for Wireless Systems in 65 nm CMOS Technology .....	165
<i>H. UHRMANN, H. ZIMMERMANN (Tech. Univ. Wien, AUSTRIA)</i>	
A Duty-cycle Control Circuit with High Input-output Duty-cycle Range .....	169
<i>R. TAJIZADEGAN, A. ABRISHAMIFAR (Iran Univ. of Science and Techn., IRAN)</i>	
A Low-power Closed-loop Duty-cycle Correction Integrated Circuit .....	173
<i>R. TAJIZADEGAN, A. ABRISHAMIFAR (Iran Univ. of Science and Techn., IRAN)</i>	
A Multiplying-by-two CMOS Amplifier for High-speed ADCs Based on Parametric Amplification .....	177
<i>J. OLIVEIRA, J. GOES, N. PAULINO (UNINOVA/FCT, PORTUGAL), J. FERNANDES (INESC-ID, PORTUGAL), J. PAISANA (CIEEE/IST, PORTUGAL)</i>	
A New Digital Multiplier/Divider Architecture, via Hybrid Analog-digital Processing .....	181
<i>N. TAHERINEJAD, H.S. SHAH-HOSSEINI (Iran Univ. of Science and Techn., IRAN)</i>	

Address Generator Realization Using Completely-specified Boolean Functions .....	187
<i>G. BOROWIK, M. MAJCHRZYK, R. DARAKCHIEV (Warsaw Univ. of Techn., POLAND)</i>	
Amplitude Comparator for Self-calibration Circuit of IR Mixer .....	193
<i>A. SZYMAŃSKI, E. KURJATA-PFITZNER (Institute of Electron Techn., POLAND)</i>	
CMOS Programmable Asynchronous Neighborhood Mechanism for WTM Kohonen Neural Network .....	197
<i>R. DŁUGOSZ (Univ. Neuchatel, SWITZERLAND and Univ. Alberta, CANADA), M. KOLASA (Univ. of Techn. and Life Sciences, POLAND)</i>	
Design and Simulation of a DPA Resistive Circuit for Trivium Stream Cipher Based on SABL Logic Styles .....	203
<i>R.E. ATANI, S. MIRZAKUCHAKI (Iran Univ. of Science and Techn., IRAN), S.E. ATANI (Guilan Univ., IRAN), W. MEIER (FHNW, SWITZERLAND)</i>	
Design of Low Power Current/Voltage Reference Source in CMOS 0.35 $\mu$ m Technology .....	209
<i>M. KACHEL, P. KMON, P. GRYBOŚ (AGH Univ. of Science and Techn., POLAND)</i>	
Design of Quadrature Mixer Using Current Bleeding Technique .....	213
<i>S.A. MOHAMED, M. ORTMANN, Y. MANOLI (Freiburg Univ., GERMANY)</i>	
Design Study of a Tunable Bandpass Continuous Time Sigma Delta Modulator for FM Digital Receivers .....	219
<i>M.N. AFIFI, M. ORTMANN, Y. MANOLI (Freiburg Univ., GERMANY)</i>	
Development of Front-end Electronics for the Luminosity Detector at ILC .....	225
<i>M. IDZIK, S. KULIS, J. GAJEWSKI, D. PRZYBOROWSKI (AGH Univ. of Science and Techn., POLAND)</i>	
Development of Pipeline ADC for the Luminosity Detector at ILC .....	231
<i>M. IDZIK, K. ŚWIENIEK, S. KULIS (AGH Univ. of Science and Techn., POLAND)</i>	
Error Reduced Delta Sigma Modulator by Improved Memory Cell for Speech Signal Processing Application .....	237
<i>J.R. KUO, H.C. WU, M.S. SHIAU, D.G. LIU (Feng-Chia Univ., TAIWAN)</i>	
Experimental Kohonen Neural Network Implemented in CMOS 0.18 $\mu$ m Technology .....	243
<i>R. DŁUGOSZ (Univ. Neuchatel, SWITZERLAND and Univ. Alberta, CANADA), T. TALAŚKA, J. DALECKI, R. WOJTYNA (Univ. of Techn. and Life Sciences, POLAND)</i>	
FPGA-based Implementation of a Low Cost and Area Real-time Motion Detection .....	249
<i>E.M. SAAD, A. HAMDY, M.M. ABUTALEB (Helwan Univ., EGYPT)</i>	
Low-power Low Noise Amplifier with Tunable Band for Neural Signal Recording .....	255
<i>P. KMON, P. GRYBOŚ (AGH Univ. of Science and Techn., POLAND)</i>	
Low Power Synthesizer for Wireless Tranceivers in Medical Applications .....	261
<i>D. MCDONAGH (Toumaz Tech. Ltd., UK), K. ARSHAK, O. ABUBAKER (Univ. Limerick, IRELAND)</i>	
Low Voltage Analog Multipliers Based on CMOS Inverters .....	267
<i>W. MACHOWSKI (AGH Univ. of Science and Techn., POLAND), J. JASIELSKI (AGH Univ. of Science and Techn. and Higher Vocational School Tarnów, POLAND), W. KOŁODZIEJSKI (Higher Vocational School Tarnów, POLAND), S. KUTA (AGH Univ. of Science and Techn. and Higher Vocational School Tarnów, POLAND)</i>	
Methodology and Optimizing of Multiple Frame Format Buffering within FPGA H.264/AVC Decoder with FRExt .....	271
<i>M. ŁUKOWIAK (Rochester Inst. of Techn., USA), T. STOTTS (Xelic, Inc., USA)</i>	
Performance of Multichannel FX Chip with DC Coupled CdTe Schottky Detector .....	277
<i>M. KACHEL, P. GRYBOŚ (AGH Univ. of Science and Techn., POLAND)</i>	
Reversible Fourier Transform Chip .....	281
<i>M. SKONECZNY (Tech. Univ. Łódź, POLAND), Y. VAN RENTERGEM, A. DE VOS (Univ. Ghent and Imec v.z.w., BELGIUM)</i>	
Synthesis of Control Unit with Code Sharing and Modified Elementary Chains .....	287
<i>A. BARKALOV, L. TITARENKO, J. BIEGANOWSKI (Univ. Zielona Góra, POLAND)</i>	
System Level Analysis of a Direct-conversion WiMAX Receiver at 5.3 GHz and Corresponding Mixer Design .....	291
<i>A. ANTONOPOULOS, N. MAVREDAKIS, N. MAKRIS, M. BUCHER (Tech. Univ. Crete, GREECE)</i>	

Ternary Polynomial Expansions Based on Generalized Fastest Linearly Independent Arithmetic Transforms . . . . .	297
<i>C.C. LOZANO, B.J. FALKOWSKI (Nanyang Technological Univ., SINGAPORE), T. ŁUBA (Warsaw Univ. of Techn., POLAND)</i>	
Visual Content Description System IP core . . . . .	303
<i>R. KAPELA, P. ŚNIATAŁA, A. RYBARCZYK (Poznań Univ. of Techn., POLAND)</i>	

## 2 Thermal Issues in Microelectronics

Analysis of Point Heating Time in VLSI Circuits . . . . .	311
<i>S. MIKUŁA, A. KOS (AGH Univ. of Science and Techn., POLAND)</i>	
Design of the Test ASIC for On-line Temperature Monitoring and Thermal Structure Analysis . . . . .	317
<i>M. SZERMER, Z. KULESZA, M. JANICKI, A. NAPIERALSKI (Tech. Univ. Łódź, POLAND)</i>	
Heat Dissipation Due to Long Interconnects in Integrated Circuits . . . . .	321
<i>K. GNIDZIŃSKA, K. KUBIAK, A. NAPIERALSKI (Tech. Univ. Łódź, POLAND), G. DE MEY (Univ. Ghent, BELGIUM)</i>	
Heterogeneous System for Thermal Modelling and Simulation of Heterogeneous e-Cubes Devices . . . . .	327
<i>G. JANCZYK, T. BIENIEK, J. SZYNKA, P. GRABIEC (Institute of Electron Techn., POLAND)</i>	
Investigation into Temperature Impact on Quasi Short-circuit Energy Losses in CMOS Gates . . . . .	331
<i>A. GOŁDA, A. KOS (AGH Univ. of Science and Techn., POLAND)</i>	
Investigation of Circuit Thermal Models Based on the Transient Thermal Response Spectra . . . . .	337
<i>M. JANICKI (Austrian Academy of Sciences, AUSTRIA), S. KINDERMANN (Kepler Univ. Linz, AUSTRIA), A. NAPIERALSKI (Tech. Univ. Łódź, POLAND)</i>	
Measurement and Simulation of Thermal Properties of Optically Pumped Antimonide VECSELS . . . . .	343
<i>K. PIERŚCIŃSKI, D. PIERŚCIŃSKA, M. BUGAJSKI (Institute of Electron Techn., POLAND), C. MANZ, M. RATTUNDE (Inst. für Angewandte Festkörperphysik, GERMANY)</i>	
Resistive Superconducting Fault Current Limiter Simulation and Design . . . . .	349
<i>D. FEDASYUK, P. SERDYUK, Y. SEMCHYSHYN (Lviv Polytech. National Univ., UKRAINE)</i>	
Simulation of Thermally Stable Chamber Designed for Testing LTCC Structures . . . . .	355
<i>A. BIEŃKOWSKI, P. BEMBNOWICZ, H. ROGUSZCZAK, L.J. GOŁONKA (Wrocław Univ. of Techn., POLAND)</i>	
Uncertainty in Temperature Infrared Measurements of Electronic Microcircuits . . . . .	359
<i>T. WAŁACH (Rzeszów Univ. of Techn., POLAND)</i>	

## 3 Analysis and Modelling of ICs and Microsystems

A Unified Charge-based Model for Symmetric DG MOSFETs Valid for Both Heavily Doped Body and Undoped Channel . . . . .	367
<i>L. ZHANG, J. HE (Peking Univ. Shenzhen Grad. School and Peking Univ., CHINA), F. LIU, J. ZHANG, Y. SONG (Peking Univ., CHINA)</i>	
Active Parasitics Reduction for Stabilisation of the Bridge-correlator Circuit . . . . .	373
<i>G. ZACH, H. ZIMMERMANN (Tech. Univ. Wien, AUSTRIA)</i>	
An Asynchronous SystemC Library and Control Data Flow Extraction . . . . .	377
<i>M. DAMAVANDPEYMA, S. MOHAMMADI (Univ. Tehran, IRAN)</i>	
An Enhanced Model for Organic Transistors Compared to Existing Models in Use . . . . .	383
<i>C. LACKNER, M. SAMS, T. OSTERMANN (Univ. Linz, AUSTRIA)</i>	
Bifurcation Analysis of an LC-Tank VCO Including the Variable Capacitance . . . . .	389
<i>J.-K. BREMER, C. ZORN, W. MATHIS (Univ. Hannover, GERMANY)</i>	
Component Based Simulator of Digital System . . . . .	395
<i>S. SENCZYNA (Higher School of Mgmt. and Social Sciences Tychy, POLAND)</i>	

Current-mode Multiplier Models Based on $FF^{-1}$ Functions .....	401
<i>L. FESTILA, M. CIRLUGEA, L. SZOLGA, R. GROZA (Tech. Univ. Cluj-Napoca, ROMANIA)</i>	
e-Cubes Devices and Interconnects - Integrated Modeling and Simulation for Reliability Analysis .....	407
<i>T. BIENIEK, G. JANCZYK, P. JANUS, P. GRABIEC, J. SZYNKA (Institute of Electron Techn., POLAND)</i>	
Modelling and Simulation of Electrostatic Ring Gyroscope .....	413
<i>T. SVIRIDOVA, Y. KUSHNIR, M. LOBUR (Lviv Polytech. National Univ., UKRAINE)</i>	
Optimization of Moore Control Unit with Refined State Encoding .....	417
<i>A. BARKALOV, L. TITARENKO, S. CHMIELEWSKI (Univ. Zielona Góra, POLAND)</i>	
Poly Resistor Modeling over a Wide Range of Geometries and Their Different Temperature and Voltage Behaviour for a HV CMOS Process .....	421
<i>W.C. PFLANZL, E. SEEBACHER (austriamicrosystems AG, AUSTRIA)</i>	
Precise and Easy to Use SPICE Model for Organic Solar Cells .....	425
<i>M. SAMS, C. LACKNER, T. OSTERMANN (Univ. Linz, AUSTRIA)</i>	
Predict the Characteristics of a Terahertz Photomixer Based on HEMT with the Cap Region from the Analytical Theory .....	431
<i>Y. CHEN (Peking Univ. Shenzhen Grad. School, CHINA), J. HE (Peking Univ. Shenzhen Grad. School and Peking Univ., CHINA), X. MOU (Peking Univ., CHINA), Y. WEI, H. LOU, C. LIU, X. LIN (Peking Univ. Shenzhen Grad. School, CHINA), X. ZHANG (Peking Univ. Shenzhen Grad. School and Peking Univ., CHINA)</i>	
Sensitivity Analysis of VLSI Interconnect Output Signal .....	437
<i>A. LIGOCKA, W. BANDURSKI (Poznań Univ. of Techn., POLAND)</i>	
Single Event Upset Modeling with Nuclear Reactions in Nanoscale Electronics .....	443
<i>M. TUROWSKI, A. FEDOSEYEV, A. RAMAN (CFDRC, USA), K. WARREN (Vanderbilt Univ., USA)</i>	
Trade-off between On-chip Decoupling Capacitor and Error Tolerance in Digital IC's under Noisy Environment .....	449
<i>D. ANDRADE, F. MARTORELL, F. MOLL, A. RUBIO (Tech. Univ. Catalonia, SPAIN)</i>	
VHDL-AMS Models for SI Systems Design .....	455
<i>P. ŚNIATAŁA, J. PIERZCHLEWSKI, A. HANDKIEWICZ (Poznań Univ. of Techn., POLAND)</i>	

## 4 Microelectronics Technology and Packaging

Technology of SOI Monolithic Active Pixel Detectors for Improvement of I-V Characteristics and Reliability .....	463
<i>H. NIEMIEC, W. KUCEWICZ, M. SAPOR (AGH Univ. of Science and Techn., POLAND), P. GRABIEC, K. KUCHARSKI, J. MARCZEWSKI, D. TOMASZEWSKI (Institute of Electron Techn., POLAND), B.M. ARMSTRONG, M. BAIN, P. BAINE, H.S. GAMBLE, S.L. SUDER, F.H. RUDELL (NISRC Queen's Univ., UK)</i>	
Tool Support for Microelectronic Process Development .....	467
<i>D. ORTLOFF, J. POPP (Process Relations GmbH, GERMANY), K. HAHN, T. SCHMIDT, R. BRÜCK (Univ. Siegen, GERMANY)</i>	

## 5 Testing and Reliability

A Parallel Circular-scan Architecture Using Multiple-hot Decoder .....	475
<i>M. AZIMIPOUR, A. FATHIYAN, M. ESHGHI (Shahid Beheshti Univ., IRAN)</i>	
Algebra-logical Method of SoC Embedded Memory Repair .....	481
<i>V.I. HAHANOV, S.V. CHUMACHENKO (Kharkov National Univ. of Radioel., UKRAINE), W. GHARIBI (King Khalid Univ., SAUDI ARABIA), E. LITVINOVA (Kharkov National Univ. of Radioel., UKRAINE)</i>	
Application of Modified Ring LFSRs for Interconnect Faults Detection .....	487
<i>A. HŁAWICZKA, K. GUCWA, T. GARBOLINO, M. KOPEĆ (Silesian Univ. of Techn., POLAND)</i>	
MATS+ Transparent Memory Test for Pattern Sensitive Fault Detection .....	493
<i>I. MROZEK, V.N. YARMOLIK (Tech. Univ. Białystok, POLAND)</i>	

Prototyping of Measurement Setup for Testing of Baseband Communication Chips .....	499
<i>P. PAWŁOWSKI, A. DĄBROWSKI, T. MARCINIAK (Poznań Univ. of Techn., POLAND)</i>	
Reliability Analysis Based on Arithmetic and Boolean Representations .....	505
<i>B.J. FALKOWSKI, C.C. LOZANO (Nanyang Technological Univ., SINGAPORE), T. ŁUBA (Warsaw Univ. of Techn., POLAND)</i>	
Specialised Excitation and Wavelet Feature Extraction in Fault Diagnosis of Analogue Electronic Circuits .....	511
<i>Ł. CHRUSZCZYK, J. RUTKOWSKI (Silesian Univ. of Techn., POLAND)</i>	

## 6 Power Electronics

Experimental Study of Power IGBT Technologies at Large Range Temperature .....	519
<i>J.L. FOCK-SUI-TOO (LAAS-CNRS, PEARL and Hispano-Suiza Comp., FRANCE), B. CHAUCHAT, S. NICOLAU (PEARL, FRANCE), F. MADRID, P. AUSTIN, P. TOUNSI (LAAS-CNRS and PEARL, FRANCE), M. MERMET-GUYENNET (PEARL, FRANCE)</i>	
Measurement Results of Buck Converter Prototype Digitally Controlled by Algorithm Using Law of Conservation of Energy - Project Bumblebee .....	525
<i>J. KACZMAREK, A. MAZUREK (Tech. Univ. Koszalin, POLAND)</i>	
SPICE-modelling and the Analysis of the Self-excited Push-pull DC-DC Converter with Selfheating Taken into Account .....	531
<i>K. GÓRECKI, J. ZARĘBSKI (Gdynia Maritime Univ., POLAND)</i>	
Static Gate Control for Charge-transfer Switches in DC-DC Conversion .....	537
<i>M.S. SHIAU, Z.H. HSIEH, C.C. HSIEH, H.Y. LIU, H.C. WU, D.G. LIU, S.S. LIAO (Feng-Chia Univ., TAIWAN)</i>	
VHDL-AMS Modeling of DC-DC Converters for Steady-state Analysis .....	543
<i>Z. KOLKA, J. KOVÁŘ (Brno Univ. of Techn., CZECH REPUBLIC)</i>	

## 7 Signal Processing

A Multi-radix FFT Processor Using Pipeline in Memory-based Architecture (PIMA) for DVB-T/H Systems .....	549
<i>K.H. CHEN, Y.S. LI (Feng-Chia Univ., TAIWAN)</i>	
Convex Combination of Two Adaptive Filters for PBS-LMS Algorithm .....	555
<i>A. FATHIYAN, M. AZIMPOUR, M. ESHGHI (Shahid Beheshti Univ., IRAN)</i>	
Digital Processing of CCD Images for Auto-guiding Astrophotography System .....	559
<i>R. SUSZYŃSKI (Koszalin Univ. of Techn., POLAND)</i>	
FPGA Implementation of a Lossless to Lossy Bitonal Image Compression System .....	563
<i>A. SAVAKIS, M. LUKOWIAK, J. PYLE (Rochester Inst. of Techn., USA)</i>	
HMI Solution for Controlling Dynamic Process with FPGA .....	567
<i>Ł. LUDWICZAK, J. ROŻEK, J. POCHMARA (Poznań Univ. of Techn., POLAND)</i>	
Illumination Influence on Iris Identification Algorithms .....	571
<i>K. GRABOWSKI, W. SANKOWSKI, M. ZUBERT, M. NAPIERALSKA (Tech. Univ. Łódź, POLAND)</i>	
Implementation of Continuous Functions to Conditional Probability Description in Probabilistic Networks .....	575
<i>J. KOLCZYŃSKI, W. TYLMAN (Tech. Univ. Łódź, POLAND)</i>	
VHDL Implementation of the Lane Detection Algorithm .....	581
<i>P. PANKIEWICZ, W. POWIERTOWSKI, G. ROSZAK (Poznań Univ. of Techn., POLAND)</i>	

## 8 Embedded Systems

Computation of the Minimal Set of Paths for Observability-based Statement Coverage .....	587
<i>J. COSTA, J. MONTEIRO (IST/INESC-ID, PORTUGAL)</i>	

Development and Investigation of Analysing System with Chemical Sensors . . . . .	593
<i>U. MARICUTSA, R.-A. IVANTSIV, T. SVIRIDOVA, M. LOBUR (Lviv Polytech. National Univ., UKRAINE)</i>	
Embedded System for Network Disk Management . . . . .	599
<i>Ł. CYRULSKI, K. PRZYGODA, A. NAPIERALSKI (Tech. Univ. Łódź, POLAND)</i>	
New Pattern for Implementation of Hierarchical State Machines in the C Language, Optimized for Minimal Execution Time on Microcontrollers . . . . .	605
<i>P. ROMANIUK (Tech. Univ. Łódź, POLAND)</i>	
Scalable, Low Power and Storage Efficient Parallel Lookup Engine Architecture for IP Packets . . . . .	611
<i>A. MAHINI (Islamic Azad Univ.-Gorgan Branch, IRAN), R. BERANGI, H. MAHINI (Iran Univ. of Science and Techn., IRAN), H. MOHTASHAMI (Shahid Beheshti Univ., IRAN)</i>	
Using Multibooting Approach to Reduce the FPGA Device Utilization and to Create a Redundant System . . . . .	619
<i>K. ARSHAK, C.S. IBALA (Univ. Limerick, IRELAND)</i>	

## 9 Medical Applications

Asynchronous Front-end ASIC for X-ray Medical Imaging Applications Implemented in CMOS 0.18 $\mu$ m Technology . . . . .	627
<i>R. DŁUGOSZ (Univ. Neuchatel, SWITZERLAND and Univ. Alberta, CANADA)</i>	
Miniaturized Real-time PCR System: Toward Smart Diagnostic Device for Point-of-care Food Pathogens DNA Analyze . . . . .	633
<i>R. WALCZAK, J.A. DZIUBAN (Institute of Electron Techn. and Wrocław Univ. of Techn., POLAND), J. KOSZUR (Institute of Electron Techn., POLAND), D.D. BANG (Denmark Tech. Univ., DENMARK), J. RUANO-LOPEZ (Ikerlan, SPAIN)</i>	
Index of Authors . . . . .	637