


Proceedings
**10th Euromicro Conference on
Digital System Design Architectures,
Methods and Tools**
DSD 2007

**29-31 August 2007
Lübeck, Germany**

Sponsored by

Dräger



**Los Alamitos, California
Washington • Tokyo**



10th Euromicro Conference on Digital Systems
Design Architectures, Methods, and Tools

DSD 2007

TABLE OF CONTENTS

**Message from the Program Chair
Committees**

KEYNOTE PAPERS

| | |
|---------------------------------------------------------------------|---|
| Design Without Borders | 1 |
| <i>Jan M. Rabaey</i> | |
| Semiconductor and EDA Challenges: Still Lots To Solve! | 2 |
| <i>Chi-Foon Chan</i> | |

INVITED PAPERS

| | |
|--------------------------------------------------------------------------------------------------------------------------------|----|
| Short Distance Wireless, Dense Networks, and Their Opportunities | 3 |
| <i>Jan M. Rabaey, Y.H. Chee, David Chen, Luca de Nardis, Simone Gambini, Davide Guermendi, Michael Mark, Nathan Pletcher</i> | |
| Error-Aware Design | 4 |
| <i>Fadi Kurdahi, Ahmed Eltawil, Amin K. Djahromi, Mohammad Makhzan, Stanley Cheng</i> | |
| Ultra-Low-Power Wireless Sensor Node Design on 100 uW Scavenging Energy for Applications In Biomedical Monitoring | 12 |
| <i>Mladen Berekovic</i> | |

SESSION T1- SYSTEMS-ON-A-CHIP/IN A PACKAGE

| | |
|--------------------------------------------------------------------------------------------------------------------------------|----|
| An Empirical Investigation of Mesh and Torus NoC Topologies Under Different Routing Algorithms and Traffic Models | 13 |
| <i>M. Mirza-Aghatabar, S. Koohi, S. Hessabi, M. Pedram</i> | |
| Streaming consistency: a model for efficient MPSoC design | 21 |
| <i>J.W. van den Brand, M. Bekooij</i> | |
| A FPGA Optimised Digital Real-Time Multichannel Correlator Architecture | 29 |
| <i>C. Jakob, A. Th. Schwarzbacher, B. Hoppe, R. Peters</i> | |
| Design and Implementation of a SOMHZ DXT CoProcessor | 37 |
| <i>Mohammad Amin Amiri, Reza Ebrahimi Atani, Sattar Mirzakuchaki, Mojdeh Mahdavi</i> | |
| A resource optimized Processor Core for FPGA based SoCs | 45 |
| <i>Gerald Hempel, Christian Hochberger</i> | |
| Secure, Real-Time and Multi-Threaded General-Purpose Embedded Java Microarchitecture | 53 |
| <i>Martin Zabel, Thomas B. Preußner, Peter Reichel, Rainer G. Spallek</i> | |

| | |
|--------------------------------------------------------------------------------------|----|
| Decoupling of Computation and Communication with a Communication Assist | 57 |
| <i>Arno Moonen, Marco Bekooij, Rene van den Berg, Jef van Meerbergen</i> | |

SESSION T2- PROGRAMMABLE/RE- CONFIGURABLE ARCHITECTURES

| | |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| An Implementation of an Address Generator Using Hash Memories | 61 |
| <i>Tsutomu Sasao, Munehiro Matsuura</i> | |
| Experiences with a FPGA-based Reed/Solomon Encoding Coprocessor | 69 |
| <i>Volker Hampel, Peter Sobe, Erik Maehle</i> | |
| Cotransformation Provides Area and Accuracy Improvement in an HDL Library for LNS Subtraction | 77 |
| <i>Panagiotis D. Vouzis, Sylvain Collange, Mark G. Arnold</i> | |
| General Digit-Serial Normal Basis Multiplier with Distributed Overlap | 86 |
| <i>Martin Novotný, Jan Schmidt</i> | |
| An efficient and optimized FPGA Feedback M-PSK Symbol Timing Recovery Architecture based on the Gardner Timing Error Detector | 94 |
| <i>Emanuele Sciaura, Paolo Zicari, Stefania Perri, Pasquale Corsonello</i> | |
| A Robust GF(p) Parallel Arithmetic Unit for Public Key Cryptography | 101 |
| <i>Santosh Ghosh, Monjur Alam, Indranil Sen Gupta, Dipanwita Roy Chowdhury</i> | |
| A Hardware/Software Co-design vs. Hardware Implementation of the Modular Exponentiation Using the Sliding-Window Method with Constant-Length Partitioning | 108 |
| <i>Nadia Nedjah, Luiza de Macedo Mourelle</i> | |
| Fault Handling in FPGAs and Microcontrollers in Safety-Critical Embedded Applications: A Comparative Survey | 116 |
| <i>Falk Salewski, Adam Taylor</i> | |
| Exploiting Parallelism in Double Path Adders' Structure for Increased Throughput of Floating Point Addition | 124 |
| <i>Alexandru Amaricaï, Mircea Vladutiu, Lucian Prodan, Mihai Udrescu, Oana Boncalo</i> | |
| Alternatives in Designing Level-Restoring Buffers for Interconnection Networks in Field-Programmable Gate Arrays | 130 |
| <i>Scott Miller, Mihai Sima, Michael McGuire</i> | |
| A Run-Time Scheduling Framework for a Reconfigurable Hardware Emulator | 139 |
| <i>R. Beckert, T. Fuchs, St. Ruelke, W. Hardt</i> | |
| A Serial Logarithmic Number System ALU | 143 |
| <i>Mark G. Arnold, Panagiotis D. Vouzis</i> | |

SESSION T3- SYSTEM, HARDWARE, AND EMBEDDED SOFTWARE SPECIFICATION, MODELING AND VALIDATION

| | |
|--------------------------------------------------------------------------------------------------|-----|
| Functional Test-Case Generation by a Control Transaction Graph for TLM Verification | 147 |
| <i>Mohammad Reza Kakoeë, M.H Neishaburi, Siamak Mohammadi</i> | |
| An Embedded Implementation of the Microsoft Common Language Infrastructure | 155 |
| <i>Joey C. Libby, Kenneth B. Kent</i> | |

| | |
|---------------------------------------------------------------------------------------------------------------------------------|-----|
| Evaluating the Model Accuracy in Automated Design Space Exploration | 163 |
| <i>Kalle Holma, Mikko Setälä, Erno Salminen, Timo D. Hämäläinen</i> | |
| P-ware: a Precise and Scalable Component-based Simulation Tool for Embedded Multiprocessor Industrial Applications | 171 |
| <i>Ismail Assayad, Sergio Yovine</i> | |
| Latency Minimization for Synchronous Data Flow Graphs | 179 |
| <i>A.H. Ghamarian, S. Stuijk, T. Basten, M.C.W. Geilen, B.D. Theelen</i> | |
| On Complexity of Internal and External Equivalence Checking | 187 |
| <i>Eugene Goldberg, Kanupriya Gulati</i> | |
| The Criteria of Functional Delay Test Quality Assessment | 197 |
| <i>E. Bareisa, V. Jusas, K. Motiejunas, R. Seinauskas</i> | |
| RAPANUI: A Case Study in Rapid Prototyping for Multiprocessor System-on-Chip | 205 |
| <i>Guillermo Paya-Vaya, Javier Martin-Langerwerf, Peter Pirsch</i> | |
| Functional Verification of RTL Designs driven by Mutation Testing metrics | 212 |
| <i>Youssef Serrestou, Vincent Beroulle Chantal Robach</i> | |
| Execution-time Prediction for Dynamic Streaming Applications with Task-level Parallelism | 218 |
| <i>Peter Poplavko, Twan Basten, Jef van Meerbergen</i> | |
| A New Framework for Design and Simulation of Complex Hardware/Software Systems | 226 |
| <i>C. Brandolese, D. Crespi, L. Frigerio, F. Salice</i> | |
| A DRAM Precharge Policy Based on Address Analysis | 234 |
| <i>Chiyuan Ma, Shuming Chen</i> | |
| High-Accuracy Architecture-Level Power Estimation for Partitioned SRAM Arrays in a 65-nm CMOS BPTM Process | 239 |
| <i>Minh Q. Do, Per Larsson-Edefors, Mindaugas Drazdziulis</i> | |
| Controller Design and Verification for A Pipeline Image Processor based on An Extended Petri net | 247 |
| <i>Katsumi Wasaki, Toshiaki Harai, Tamotsu Hayashi, Kenichi Arai</i> | |
| Power Estimation of Time Variant SoCs with TAPES | 251 |
| <i>Andreas Lankes, Thomas Wild, Johannes Zeppenfeld</i> | |
| Component-Based Hardware/Software Co-Simulation | 255 |
| <i>Ping Hang Cheung, Kecheng Hao, Fei Xie</i> | |

SESSION T4- SYSTEM, HARDWARE AND EMBEDDED SOFTWARE SYNTHESIS

| | |
|------------------------------------------------------------------------------------------------------------------------|-----|
| Toggle Equivalence Preserving (TEP) Logic Optimization | 259 |
| <i>Eugene Goldberg, Kanupriya Gulati, Sunil Khatri</i> | |
| Design Method for Numerical Function Generators Based on Polynomial Approximation for FPGA Implementation | 268 |
| <i>Shinobu Nagayama, Tsutomu Sasao, Jon T. Butler</i> | |
| Graph Matching Constraints for Synthesis with Complex Components | 276 |
| <i>Ana Fuentes Martínez, Krzysztof Kuchcinski</i> | |

| | |
|---------------------------------------------------------------------------------------------------------------------------------------------|-----|
| OOCE: Object-Oriented Communication Engine for SoC Design | 284 |
| <i>Jesús Barba, Fernando Rincón, Francisco Moya, Félix J. Villanueva, Jesús Barba, Fernando Rincón, Francisco Moya, Félix J. Villanueva</i> | |
| Timing- / Power-Optimization for Digital Logic Based on Standard Cells | 291 |
| <i>H. T. Vierhaus, H. Rossmann, S. Misera</i> | |
| Energy Based Design Space Exploration of Multiprocessor VLIW Architectures | 295 |
| <i>Manoj Gupta, Mayank Gupta, Neeraj Goel, M. Balakrishnan</i> | |
| Reducing the Overhead of Real-Time Operating System through Reconfigurable Hardware | 299 |
| <i>Moonvin Song, Sang Hoon Hong, Yunmo Chung</i> | |

SESSION T5- EMERGING TECHNOLOGIES, SYSTEM PARADIGMS AND DESIGN METHODOLOGIES

| | |
|-----------------------------------------------------------------------------------------------------------------------------------|-----|
| Silicon Compaction/Defragmentation for Partial Runtime Reconfiguration | 303 |
| <i>Kolin Paul, Joel Porquet</i> | |
| A Statistical Model for Estimating the Effect of Process Variations on Delay and Slew Metrics for VLSI Interconnects | 311 |
| <i>J.V.R.Ravindra, M.B.Srinivas</i> | |
| A New Class of Cellular Automata | 317 |
| <i>Hosna Jabbari, Jon C. Muzio, Lin Sun</i> | |
| Algebraic Characterization of CNOT-Based Quantum Circuits with its Applications on Logic Synthesis | 325 |
| <i>Mehdi Saeedi, Morteza Saheb Zamani, Mehdi Sedighi</i> | |
| Analysis of Variable Reordering on the QMDD Representation of Quantum Circuits | 333 |
| <i>Sharon Van Schaick, Kenneth B. Kent</i> | |

SESSION T6- APPLICATIONS OF (EMBEDDED) DIGITAL SYSTEMS

| | |
|-------------------------------------------------------------------------------------------------------|-----|
| Merge Logic for Clustered Multithreaded VLIW Processors | 337 |
| <i>Manoj Gupta, Ferm n Sanchez, Josep Llosa</i> | |
| Automatic Generation of Low-Complexity FFT/IFFT Cores for Multi-Band OFDM Systems | 345 |
| <i>Nicola E. Linsalata, Sergio Saponara, Luca Fanucci, Pierangelo Terreni</i> | |
| Low-Complexity Architectures of a Decoder for IEEE 802.16e LDPC Codes | 353 |
| <i>Giuseppe Gentile, Massimo Rovini, Luca Fanucci</i> | |
| FPGA/DSP-based Configurable Multi-Channel Counter | 360 |
| <i>D. Audino, F. Baronti, A. Lazzeri, R. Roncella, R. Saletti</i> | |
| Design and Implementation of a 90nm Low bit-rate Image Compression Core | 367 |
| <i>Pasquale Corsonello, Stefania Perri, Giovanni Staino, Marco Lanuzza, Giuseppe Cocorullo</i> | |
| FATTY. A Reliable FAT File System | 374 |
| <i>Liang Alei, Liu Kejia, Li Xiaoyong, Guan Haibing</i> | |
| Proving Completeness of Properties in Formal Verification of Counting Heads for Railways | 380 |
| <i>Sebastian Kinder, Rolf Drechsler</i> | |

| | |
|--------------------------------------------------------------------------------------------------------------|-----|
| Architecture Exploration of 3D Video Recorder Using Virtual Platform Models | 388 |
| <i>Matti Eteläperä, Janne VajusAnttila, Juha Pekka Soininen</i> | |
| FPGA-based Road Traffic Videodetector | 396 |
| <i>Marek Gorgon, Piotr Pawlik, Mirosław Jablonski, Jaromir Przybylo</i> | |
| Safety and Security-driven Design of Networked Embedded Systems | 404 |
| <i>Miroslav Sveda, Roman Trchalik</i> | |
| MPSoC memory optimization for digital camera applications | 408 |
| <i>Y. Bouchebaba, B. Lavigueur, B. Girodias, G. Nicolescu, P. G. Paulin</i> | |
| Architecture of a Small Low-Cost Satellite | 412 |
| <i>D. Del Corso, C. Passerone, L. M. Reyneri, C. Sansoe, M. Borri, S. Speretta, M. Tranchero</i> | |
| FPGA Accelerating Algorithms of Active Shape Model in People Tracking Applications | 416 |
| <i>Jinbo Xu, Yong Dou, Junfeng Li, Xingming Zhou, Qiang Dou</i> | |
| A Sliced Coprocessor for Native Clifford Algebra Operations | 420 |
| <i>S. Franchini, A. Gentile, M. Grimaudo, C.A. Hung, S. Impastato, F. Sorbello, G. Vassallo, S. Vitabile</i> | |
| A Hardware-Software Platform for Design and Verification of In-Motorcycle Electronic Systems | 424 |
| <i>F. Baronti, F. Lenzi, R. Roncella, R. Saletti</i> | |
| An Efficient Hardware Architecture for Quarter-Pixel Accurate H.264 Motion Estimation | 428 |
| <i>Serkan Oktem, Ilker Hamzaoglu</i> | |
| An Efficient Intra Prediction Hardware Architecture for H.264 Video Decoding | 432 |
| <i>Esra Sahin, Ilker Hamzaoglu</i> | |

SPECIAL SESSION SS1- RESOURCE AWARE SENSOR NETWORK SYSTEMS

| | |
|-----------------------------------------------------------------------------------------------------------------------------------------|-----|
| Evaluating Energy Consumption in Wireless Sensor Networks Applications | 436 |
| <i>Agustin Barberis, Leonardo Barboni, Maurizio Valle</i> | |
| Simulation Based Verification of Energy Storage Architectures for Higher Class Tags supported by Energy Harvesting Devices | 444 |
| <i>A.Janek, Ch.Trummer, Ch.Steger, R.Weiss, J. Preishuber-Pfluegl, M. Pistauer</i> | |
| Adaptive Distance Estimation and Localization in WSN using RSSI Measures | 452 |
| <i>Abdalkarim Awad, Thorsten Frunzke, Falko Dressler</i> | |
| A Proposal of New Join Operators for Sensor Network Databases | 460 |
| <i>Seungjae Lee, Changhwa Kim, Sangkyung Kim</i> | |
| A Wireless Sensor Node Architecture Using Remote Power Charging, for Interaction Applications | 466 |
| <i>Matthew D'Souza, Konstanty Bialkowski, Montserrat Ros</i> | |

SPECIAL SESSION SS2- ADVANCED ISSUES OF NETWORKS-ON-CHIP

| | |
|-------------------------------------------------------------------------------------------|-----|
| GigaNoC ... A Hierarchical Network-on-Chip for Scalable Chip-Multiprocessors | 474 |
| <i>Christoph Puttmann, Jörg-Christian Niemann, Mario Pörrmann, and Ulrich Rückert</i> | |
| On network-on-chip comparison | 482 |
| <i>Erno Salminen, Ari Kulmala, Timo D. Hamalainen</i> | |

| | |
|-------------------------------------------------------------------------------------------------------|------------|
| Increasing NoC Performance and Utilisation using a Dual Packet Exit Strategy | 490 |
| <i>Mikael Millberg, Axel Jantsch</i> | |
| Effective full-duplex Mesochronous Link Architecture for Network-on-Chip Data-Link layer | 498 |
| <i>D. Mangano, G. Falconeri, C. Pistrutto, A. Scandurra</i> | |
| Fully Adaptive Fault-Tolerant Routing Algorithm for Network-on-Chip Architectures | 506 |
| <i>Timo Schonwald, Jochen Zimmermann, Oliver Bringmann, Wolfgang Rosenstiel</i> | |
| On-Chip Verification of NoCs Using Assertion Processors | 514 |
| <i>Mohammad Reza Kakooee, M.H Neishaburi, Masoud Daneshtalab, Saeed Safari, Zainalabedin Navabi</i> | |
| Security Aspects in Networks-on-Chips: Overview and Proposals for Secure Implementations | 518 |
| <i>Leandro Fiorin, Cristina Silvano, Mariagiovanna Sami</i> | |
| NoC Topologies Exploration based on Mapping and Simulation Models | 522 |
| <i>Luciano Bononi, Nicola Concer, Miltos Grammatikakis, Marcello Coppola, Riccardo Locatelli</i> | |
| Application-Specific Topology Design Customization for STNoC | 526 |
| <i>Gianluca Palermo, Cristina Silvano, Giovanni Mariani, Riccardo Locatelli, Marcello Coppola</i> | |
| Novel Agent-Based Management for Fault-Tolerance in Network-on-Chip | 530 |
| <i>Pekka Rantala, Jouni Isoaho, Hannu Tenhunen</i> | |
| On the impact of serialization on the cache performances in Network-on-Chip based MPSoCs | 535 |
| <i>Giovanni Busonera, Salvatore Carta, Luigi Raffo</i> | |

SPECIAL SESSION SS3- DEPENDABILITY AND TESTING OF DIGITAL SYSTEMS

| | |
|-----------------------------------------------------------------------------------------------------------------------|------------|
| On the Construction of Small Fully Testable Circuits with Low Depth | 539 |
| <i>Gorschwin Fey, Anna Bernasconi, Valentina Ciriani, Rolf Drechsler</i> | |
| On-Chip Cache Device Scaling Limits and Effective Fault Repair Techniques in Future Nanoscale Technology | 546 |
| <i>David Roberts, Nam Sung Kim, Trevor Mudge</i> | |
| Concurrent Error Detection for FSMs Designed for Implementation with Embedded Memory Blocks of FPGAs | 555 |
| <i>Andrzej Krasniewski</i> | |
| Fault Injection Techniques and their Accelerated Simulation in SystemC | 563 |
| <i>Silvio Misera, Heinrich Theodor Vierhaus, André Sieber</i> | |
| Hybrid BIST Optimization Using Reseeding and Test Set Compaction | 572 |
| <i>Gert Jervan, Elmet Orasson, Helena Kruus, Raimund Ubar</i> | |
| Fault Diagnosis in Integrated Circuits with BIST | 580 |
| <i>Raimund Ubar, Sergei Kostin, Jaan Raik, Teet Evertson, Harri Lensen</i> | |
| Testability Analysis Based on the Identification of Testable Blocks with Predefined Properties | 587 |
| <i>Jaroslav Skarvada, Tomas Herrman, Zdenek Kotasek</i> | |
| An On-Line BIST Technique for Stuck-Open Fault Detection in CMOS Circuits | 595 |
| <i>Elham K. Moghaddam, Shaahin Hessabi</i> | |

| | |
|-------------------------------------------------------------------------------------------------------------------------------|-----|
| Test Controller Synthesis Constrained by Circuit Testability Analysis | 602 |
| <i>Richard Ruzicka, Josef Strnadel</i> | |
| Saboteur-Based Fault Injection for Quantum Circuits Fault Tolerance Assessment | 610 |
| <i>Oana Boncalo, Mihai Udrescu, Lucian Prodan, Mircea Vladutiu, Alexandru Amaricaï</i> | |
| Scaling Analytical Models for Soft Error Rate Estimation Under a Multiple-Fault Environment | 617 |
| <i>Christian J. Hescott, Drew C. Ness, David J. Lilja</i> | |
| A Low Power Information Redundant Concurrent Error Detecting Asynchronous Processor | 625 |
| <i>M.Marshall, G.Russell</i> | |
| Pseudo-Random Pattern Generator Design for Column-Matching BIST | 633 |
| <i>Petr Fišer</i> | |
| An Efficient BIST Scheme for Non-Restoring Array Dividers | 640 |
| <i>H. T. Vergos</i> | |
| Hierarchical Identification of Untestable Faults in Sequential Circuits | 644 |
| <i>Jaan Raik, Raimund Ubar, Anna Krivenko, Margus Kruus</i> | |
| The importance of At-Speed Scan Testing: an industrial experience | 648 |
| <i>F. Baronti, R. Roncella, R. Saletti, P. D'Abramo, L. Di Piro, H. Fabian, M. Giardi</i> | |
| Online Protocol Testing for FPGA Based Fault Tolerant Systems | 652 |
| <i>Jiri Tobola, Zdenek Kotasek, Jan Korenek, Tomas Martinek, Martin Straka</i> | |
| Performance Evaluation of Instruction Set Extensions for Long Integer Modular Arithmetic on a SPARC V8 Processor | 656 |
| <i>Johann Großschadl, Stefan Tillich, Alexander Szekely</i> | |

Author Index