


ISCA 2008
Proceedings



**35th International Symposium
on Computer Architecture**

21-25 June 2008 • Beijing, China

Sponsored by
IEEE Computer Society TCCA
ACM SIGARCH



Los Alamitos, California
Washington • Tokyo



TABLE OF CONTENTS

SESSION 1: NOVEL MICROARCHITECTURES- PART 1

Achieving Out-of-Order Performance with Almost In-Order Complexity	1
<i>Francis Tseng, Yale N. Patt</i>	
Fetch-Criticality Reduction through Control Independence	11
<i>Mayank Agarwal, Nitin Navale, Kshitiz Malik, Matthew I. Frank</i>	
A Two-Level Load/Store Queue Based on Execution Locality	23
<i>Miquel Pericàs, Adrian Cristal, Francisco J. Cazorla, Ruben González, Alex Veidenbaum, Daniel A. Jiménez, Mateo Valero</i>	

SESSION 2: NOVEL MEMORY SYSTEMS

Self-Optimizing Memory Controllers: A Reinforcement Learning Approach	35
<i>Engin Ipek, Onur Mutlu, José F. Martínez, Rich Caruana</i>	
A Comprehensive Memory Modeling Tool and its Application to the Design and Analysis of Future Memory Hierarchies	47
<i>Shyamkumar Thoziyoor, Jung Ho Ahn, Matteo Monchiero, Jay B. Brockman, Norman P. Jouppi</i>	
Parallelism-Aware Batch Scheduling: Enhancing Both Performance and Fairness of Shared DRAM Systems	59
<i>O. Mutlu, T. Moscibroda</i>	

SESSION 3: INTERCONNECT NETWORKS- PART 1

Technology-Driven, Highly-Scalable Dragonfly Topology	71
<i>John Kim, William J. Dally, Steve Scott, Dennis Abts</i>	
Globally-Synchronized Frames for Guaranteed Quality-of-Service in On-Chip Networks	83
<i>Jae W. Lee, Man Cheuk Ng, Krste Asanovic</i>	
Polymorphic On-Chip Networks	95
<i>Martha Mercialdi Kim, John D. Davis, Mark Oskin, Todd Austin</i>	

SESSION 4: TRANSACTIONAL MEMORY

Using Hardware Memory Protection to Build a High-Performance, Strongly-Atomic Hybrid Transactional Memory	107
<i>Lee Baugh, Naveen Neelakantam, Craig Zilles</i>	
TokenTM: Efficient Execution of Large Transactions with Hardware Transactional Memory	119
<i>Jayaram Bobba, Neelam Goyal, Mark D. Hill, Michael M. Swift, David A. Wood</i>	

Flexible Decoupled Transactional Memory Support	131
<i>Arrvindh Shriraman, Sandhya Dwarkadas, Michael L. Scott</i>	

SESSION 5: EMERGENT TECHNOLOGY

Corona: System Implications of Emerging Nanophotonic Technology	143
<i>Dana Vantrease, Robert Schreiber, Matteo Monchiero, Moray McLaren, Norman P. Jouppi, Marco Fiorentino, Al Davis, Nathan Binkert, Raymond G. Beausoleil, Jung Ho Ahn</i>	
Microcoded Architectures for Ion-Tap Quantum Computers	155
<i>Lucas Kreger-Stickles, Mark Oskin</i>	
Running a Quantum Circuit at the Speed of Data	167
<i>Nemanja Isailovic, Mark Whitney, Yatish Patel, John Kubiawicz</i>	

SESSION 6: NOVEL MICROARCHITECTURES- PART 2

ReViVaL: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency	179
<i>Xiaoyao Liang, Gu-Yeon Wei, David Brooks</i>	
Trading off Cache Capacity for Reliability to Enable Low Voltage Operation	191
<i>Chris Wilkerson, Hongliang Gao, Alaa R. Alameldeen, Zeshan Chishti, Muhammad Khellah, Shih-Lien Lu</i>	
Counting Dependence Predictors	203
<i>Franziska Roesner, Doug Burger, Stephen W. Keckler</i>	

SESSION 7: INTERCONNECT NETWORKS- PART 2

Virtual Circuit Tree Multicasting: A Case for On-Chip Hardware Multicast Support	215
<i>Natalie Enright Jerger, Li-Shiuan Peh, Mikko Lipasti</i>	
iDEAL : Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures	227
<i>Avinash Karanth Kodi, Ashwini Sarathy, Ahmed Louri</i>	
MIRA: A Multi-layered On-Chip Interconnect Router Architecture	237
<i>Dongkook Park, Soumya Eachempati, Reetuparna Das, Asit K. Mishra, Yuan Xie, N. Vijaykrishnan, Chita R. Das</i>	

SESSION 8: DEBUGGING PARALLEL PROGRAMS

Rerun: Exploiting Episodes for Lightweight Memory Race Recording	248
<i>Derek R. Hower, Mark D. Hill</i>	
Atom-Aid: Detecting and Surviving Atomicity Violations	260
<i>Brandon Lucia, Joseph Devietti, Karin Strauss, Luis Ceze</i>	
DeLorean: Recording and Deterministically Replaying Shared-Memory Multiprocessor Execution Efficiently	272
<i>Pablo Montesinos, Luis Ceze, Josep Torrellas</i>	

SESSION 9: SYSTEM ARCHITECTURE I/O

Intra-disk Parallelism: An Idea Whose Time Has Come	284
<i>Sriram Sankar, Sudhanva Gurumurthi, Mircea R. Stan</i>	
Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments	296
<i>Kevin Lim, Parthasarathy Ranganathan, Jichuan Chang, Chandrakant Patel, Trevor Mudge, Steven Reinhardt</i>	
Improving NAND Flash Based Disk Caches	308
<i>Taeho Kgil, David Roberts, Trevor Mudge</i>	

SESSION 10: RELIABILITY

Online Estimation of Architectural Vulnerability Factor for Soft Errors	320
<i>Xiaodong Li, Sarita V. Adve, Pradip Bose, Jude A. Rivers</i>	
A Proactive Wearout Recovery Approach for Exploiting Microarchitectural Redundancy to Extend Cache SRAM Lifetime	332
<i>Jeonghee Shin, Victor Zyuban, Pradip Bose, Timothy M. Pinkston</i>	
Variation-Aware Application Scheduling and Power Management for Chip Multiprocessors	342
<i>Radu Teodorescu, Josep Torrellas</i>	

SESSION 11: APPLICATION ACCELERATION

Flexible Hardware Acceleration for Instruction-Grain Program Monitoring	354
<i>Shimin Chen, Michael Kozuch, Theodoros Strigkos, Babak Falsafi, Phillip B. Gibbons, Todd C. Mowry, Vijaya Ramachandran, Olatunji Ruwase, Michael Ryan, Evangelos Vlachos</i>	
VEAL: Virtualized Execution Accelerator for Loops	366
<i>Nathan Clark, Amir Hormati, Scott Mahlke</i>	
From Speculation to Security: Practical and Efficient Information Flow Tracking Using Speculative Hardware	378
<i>Haibo Chen, Xi Wu, Liwei Yuan, Binyu Zang, Pen-chung Yew, Frederic T. Chong</i>	

SESSION 12: PERFORMANCE EVALUATION

Software-Controlled Priority Characterization of POWER5 Processor	390
<i>Carlos Boneti, Francisco J. Cazorla, Roberto Gioiosa, Alper Buyuktosunoglu, Chen-Yong Cher, Mateo Valero</i>	
Learning and Leveraging the Relationship between Architecture-Level Measurements and Individual User Satisfaction	402
<i>Alex Shye, Berkin Ozisikyilmaz, Arindam Mallik, Gokhan Memik, Peter A. Dinda, Robert P. Dick, Alok N. Choudhary</i>	

SESSION 13: MULTI-CORE/MANY-CORE DESIGN

Atomic Vector Operations on Chip Multiprocessors	414
<i>Sanjeev Kumar, Daehyun Kim, Mikhail Smelyanskiy, Yen-Kuang Chen, Jatin Chhugani, Christopher J. Hughes, Changkyu Kim, Victor W. Lee, Anthony D. Nguyen</i>	

3D-Stacked Memory Architectures for Multi-core Processors426
Gabriel H. Loh

Author Index