Proceedings

21st International Conference on VLSI Design

Held jointly with
7th International Conference on Embedded Systems

Hyderabad, India
January 4-8, 2008

Technical Co-Sponsorship
IEEE Circuits and Systems Society
IEEE Solid State Circuits Society
IEEE Electron Devices Society

Sponsored by
VLSI Society of India

Sister Conference
IEEE/ACM Design Automation Conference

CPS Conference Publishing Services

Los Alamitos, California

Washington • Tokyo

IEEE computer society

Table of Contents

VLSI Design 2008

Message from the General Chairs
Message from the Program Chairs
Conference Steering Committee
Conference Committee
Program Committee
Reviewers
VLSI Design 2007 Fellowship Recipients
VLSI Design 2007 Best Paper Awards
VLSI Design Conference History
Embedded Systems Design Conference History
Plenary Invited Keynote Speakers

Tutorials

Gateway to Chips: High Speed I/O Signalling and Interface 3
Nidhir Kumar, Senthil N. Velu, and Rajan Verma

DFM / DFT / SiliconDebug / Diagnosis 5
Srikanth Venkataraman and Nagesh Tamarapalli

Oversampling Analog-to-Digital Converter Design 7
Shanthi Pavan and Nagendra Krishnapura

Programming and Performance Modelling of Automotive ECU Networks 8
Samarjit Chakraborty and S. Ramesh

Architecture Exploration for Low Power Design 10
Vinod Kathail and Tom Miller

Memory Design and Advanced Semiconductor Technology 12
D. Harame, Subramanian S. Iyer, Josef S. Watts, Rajiv Joshi, and John E. Barth Jr.

Scan Delay Testing of Nanometer SoCs 13
Adit D. Singh

Cross-Layer Approaches to Designing Reliable Systems Using Unreliable Chips 14
Fadi Kurdahi, Nikil Dutt, Ahmed Eltawil, and Sani Nassif

OpenSPARC — A Scalable Chip Multi-Threading Design 16
Dwayne Lee

Implementing the Best Processor Cores 17
Vamsi Boppana, Rahoul Varma, and S. Balajee

SESSION A1: Fault Tolerance

A Power Efficient Approach to Fault-Tolerant Register File Design....21
Mojtaba Amiri-Kamalabad, Seyed Ghassem Miremadi, and Mahdi Fazeli

Reconfiguring CMOS as Pseudo N/PMOS for Defect Tolerance in Nano-Scale CMOS....27
Maryam Ashouei, Adit D. Singh, and Abhijit Chatterjee

Single Error Correcting Finite Field Multipliers Over GF(2^m)....33
Jimson Mathew, A. Costas, A.M. Jabir, H. Rahaman, and D.K. Pradhan

A Robust Architecture for Flip-Flops Tolerant to Soft-Errors and Transients from Combinational Circuits....39
Aditya Jagirdar, Roystein Oliveira, and Tapan Jyoti Chakraborty

Energy-Efficient Soft-Error Protection Using Operand Encoding and Operation Bypass....45
Kaushal R. Gandhi and Nihar R. Mahapatra

SESSION B1: Wireless/Communication

Retimed Decomposed Serial Berlekamp-Massey (BM) Architecture for High-Speed Reed-Solomon Decoding....53
Shahid Rizwan

Exploring the Processor and ISA Design for Wireless Sensor Network Applications....59
Shashidhar Mysore, Banit Agrawal, Frederic T. Chong, and Timothy Sherwood

Concurrent Multi-Dimensional Adaptation for Low-Power Operation in Wireless Devices....65
Rajarajan Senguttuvan, Shreyas Sen, and Abhijit Chatterjee

Adaptive Signal Scaling Driven Critical Path Modulation for Low Power Baseband OFDM Processors....71
Muhammad Mudassar Nisar, Rajarajan Senguttuvan, and Abhijit Chatterjee

Fault Tolerant Dynamic Antenna Array in Smart Antenna System Using Evolved Virtual Reconfigurable Circuit....77
D. Dhanasekaran and K. Boopathy Bagan

SESSION C1: Embedded Systems

Multimedia Tools and Architectures for Hardware/Software Co-Simulation of Reconfigurable Systems....85
Valery Sklyarov, Iouliia Skliarova, Bruno Pimentel, and Manuel Almeida

A Modeling of a Dynamically Reconfigurable Processor Using SystemC....91
Junji Kitamichi, Koji Ueda, and Kenichi Kuroda

A Scalable and Reconfigurable Coprocessor for Image Composition....97
Jalaj Jain

Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip....103
Alexandru Andrei, Petru Eles, Zebo Peng, and Jakob Rosen

An Approach to Software Performance Evaluation on Customized Embedded Processors....111
Soumyajit Dey, Monu Kedia, and Anupam Basu

SESSION D1: Technology

Compact Modeling of Suspended Gate FET 119
Yogesh Singh Chauhan, D. Tsamados, N. Abelé, C. Eggimann, M. Declercq, and A.M. Ionescu

Optimal Dual-V_T Design in Sub-100 Nanometer PDSOI and Double-Gate Technologies 125
Aditya Bansal, Jae-Joon Kim, Keunwoo Kim, Saibal Mukhopadhyay, Ching-Te Chuang, and Kaushik Roy

Recursive Statistical Blockade: An Enhanced Technique for Rare Event Simulation with Application to SRAM Circuit Design 131
Amith Singhee, Jiajing Wang, Benton H. Calhoun, and Rob A. Rutenbar

NBTI Degradation: A Problem or a Scare? 137
Kewal K. Saluja, Shriram Vijayakumar, Warin Sootkaneung, and Xaingning Yang

On-Chip Process Variation Detection Using Slew-Rate Monitoring Circuit 143
Amlan Ghosh, Rahul M. Rao, Jae-joon Kim, Ching-Te Chuang, and Richard B. Brown

SESSION A2: Testing/DFT

On Common-Mode Skewed-Load and Broadside Tests 151
Irith Pomeranz, Sudhakar M. Reddy, and Sandip Kundu

Testing Flash Memories for Tunnel Oxide Defects 157
Mohammad Gh. Mohammad and Kewal K. Saluja

On the Detection of Missing-Gate Faults in Reversible Circuits by a Universal Test Set 163
Hafizur Rahaman, Dipak K. Kole, Debesh K. Das, and Bhargab B. Bhattacharya

Memory Yield Improvement through Multiple Test Sequences and Application-Aware Fault Models 169
Aman Kokrady, C.P. Ravikumar, and Nitin Chandrachoodan

Design-for-Testability for Improved Path Delay Fault Coverage of Critical Paths 175
Irith Pomeranz and Sudhakar M. Reddy

Design-for-Testability for Synchronous Sequential Circuits that Maintains Functional Switching Activity 181
Irith Pomeranz and Sudhakar M. Reddy

A Partitioning Based Physical Scan Chain Allocation Algorithm that Minimizes Voltage Domain Crossings 187
Nilabha Dev, Sandeep Bhatia, Subhasish Mukherjee, Sue Genova, and Vinayak Kadam

SESSION B2: Interconnects

Wiring-Area Efficient Simultaneous Bidirectional Point-to-Point Link for Inter-Block On-Chip Signaling 195
Charbel J. Akl and Magdy A. Bayoumi

Energy-Aware Interconnect Optimization for a Coarse Grained Reconfigurable Processor 201
Andy Lambrechts, Praveen Raghavan, Murali Jayapala, Francky Catthoor, and Diederik Verkest

Integrated TIA-Equalizer for High Speed Optical Link 208
Saurav Bandyopadhyay, Pradip Mandal, Stephen E. Ralph, and Kenneth Pedrotti

Single Edge Clock (SEC) Distribution for Improved Latency, Skew, and Jitter Performance 214
Jeff Mueller and Resve Saleh

Threshold Voltage Control through Multiple Supply Voltages for Power-Efficient FinFET Interconnects 220
Anish Muttreja, Prateek Mishra, and Niraj K. Jha

Analysis of Delay Variation in Encoded On-Chip Bus Signaling under Process Variation 228
Sampo Tuuna, Ethiopia Nigussie, Jouni Isoaho, and Hannu Tenhunen

Exploiting Variable Cycle Transmission for Energy-Efficient On-Chip Interconnect Design 235
T. Venkata Kalyan, Madhu Mutyam, and P. Vijaya Sankara Rao

SESSION C2: Architecture

Dynamic Aggregation of Virtual Addresses in TLB Using TCAM Cells 243
Rupak Samanta, Jason Surprise, and Rabi Mahapatra

Continuous Frequency Adjustment Technique Based on Dynamic Workload Prediction 249
Hwisung Jung and Massoud Pedram

Recursive versus Iterative Algorithms for Solving Combinatorial Search Problems in Hardware 255
Iouliia Skliarova and Valery Sklyarov

Exhaustive Enumeration of Legal Custom Instructions for Extensible Processors 261
Nagaraju Pothineni, Anshul Kumar, and Kolin Paul

An Optimal Multi-Functional Unit Dynamic Instruction Selection Logic at Submicron Technologies 267
Terrell Bennett and Rama Sangireddy

A 2.1GHz 6.5mW 64-bit Unified PopCount/BitScan Datapath Unit for 65nm High-Performance Microprocessor Execution Cores 273
Rajaraman Ramanarayanan, Sanu Mathew, Vasantha Erraguntla, Ram Krishnamurthy, and Shay Gueron

Dynamic Error Detection for Dependable Cache Coherency in Multicore Architectures 279
Hui Wang, Sandeep Baldawa, and Rama Sangireddy

SESSION D2: Analog

Mismatch Aware Analog Performance Macromodeling Using Spline Center and Range Regression on Adaptive Samples 287
Shubhankar Basu, Balaji Kommineni, and Ranga Vemuri

An Input Stage for the Implementation of Low-Voltage Rail to Rail Offset Compensated CMOS Comparators 294
Jaime Ramirez-Angulo, Lalitha Mohana Kalyani-Garimella, Annajirao Garimella, Sri Raga Sudha Garimella, Antonio Lopez-Martin, and Ramon Gonzalez Carvajal

Highly Linear Wide Dynamic Swing CMOS Transconductance Multiplier Using Source-Degeneration V-I Converters 300
Sri Raga Sudha Garimella

Chaos-Modulated Ramp IC for EMI Reduction in PWM Buck Converters—Design and Analysis of Critical Issues 305
Rupam Mukherjee, Amit Patra, and Soumitro Banerjee

A Fast Settling 100dB OPAMP in 180nm CMOS Process with Compensation Based Optimisation 311
Amal Kumar Kundu, Subho Chatterjee, and Tarun Kanti Bhattacharyya

VLSI Implementation of a Digitally Tunable G_m-C Filter with Double CMOS Pair 317
S. Ramasamy, B. Venkataramani, and K. Anbugeetha
A 9 bit 400 MHz CMOS Double-Sampled Sample-and-Hold Amplifier 323
Sounak Roy and Swapna Banerjee

SESSION A3: Physical Design/CAD

A New Approach for Estimation of On-Resistance and Current Distribution in Power Array Layouts....331
Jyotirmoy Ghosh, Siddhartha Mukhopadhyay, Amit Patra, Barry Culpepper, and Tawen Mei
An Elitist Non-Dominated Sorting Based Genetic Algorithm for Simultaneous Area and Wirelength Minimization in VLSI Floorplanning....337
Pradeep Fernando and Srinivas Katkoori
Fast Congestion Aware Routing for Pin Assignment....343
Shashank Prasad
A Novel Approach to Compute Spatial Reuse in the Design of Custom Instructions 348
Nagaraju Pothineni, Anshul Kumar, and Kolin Paul
Addressing the Challenges of Synchronization/Communication and Debugging Support in Hardware/Software Cosimulation....354
Banit Agrawal, Timothy Sherwood, Chulho Shin, and Simon Yoon

SESSION B3: Low Power - I

Incorporating PVT Variations in System-Level Power Exploration of On-Chip Communication Architectures....363
Sudeep Pasricha, Young-Hwan Park, Fadi J. Kurdahi, and Nikil Dutt
Energy-Efficient, High Performance Circuits for Arithmetic Units....371
Sundeepkumar Agarwal, Pavankumar V K, and Yokesh R
Delay and Energy Efficient Design of On-Chip Encoded Bus with Repeaters 377
Qingli Zhang, Jinxiang Wang, and Yizheng Ye
A Robust Level-Shifter Design for Adaptive Voltage Scaling....383
Ankur Gupta, Rajat Chauhan, Vinod Menezes, Vikas Narang, and Roopashree H.M.
Low Power Hardware Architecture for VBSME Using Pixel Truncation....389
Asral Bahari, Tughrul Arslan, and Ahmet T. Erdogan

SESSION C3: NoC/SoC

MoCSYS: A Multi-Clock Hybrid Two-Layer Router Architecture and Integrated Topology Synthesis Framework for System-Level Design of FPGA Based On-Chip Networks 397
Arun Janarthanan and Karen A. Tomko
MPSoC Communication Architecture Exploration Using an Abstraction Refinement Method 403
Hao Shen and Frédéric Pétrot
An NoC Test Strategy Based on Flooding with Power, Test Time and Coverage Considerations....409
Mahshid Sedghi, Elnaz Koopahi, Armin Alaghi, Mahmood Fathy, and Zainalabedin Navabi

High-Level Modeling Approach for Analyzing the Effects of Traffic Models on Power and Throughput in Mesh-Based NoCs 415
Somayyeh Koohi, Mohammad Mirza-Aghatabar, Shaahin Hessabi, and Masoud Pedram

PTSMT: A Tool for Cross-Level Power, Performance, and Thermal Exploration of SMT Processors 421
Deepa Kannan, Aseem Gupta, Aviral Shrivastava, Nikil D. Dutt, and Fadi J. Kurdahi

SESSION D3: Nano

Single Event Upset: An Embedded Tutorial 429
Fan Wang and Vishwani D. Agrawal

Fault-Tolerant Computing Using a Hybrid Nano-CMOS Architecture 435
Muzaffer O. Simsir, Srihari Cadambi, Franjo Ivančic, Martin Roetteler, and Niraj K. Jha

Analysis and Robust Design of Diode-Resistor Based Nanoscale Crossbar PLA Circuits 441
Rajat Subhra Chakraborty, Somnath Paul, and Swarup Bhunia

A New Threshold Voltage Model for Omega Gate Cylindrical Nanowire Transistor 447
Biswajit Ray and Santanu Mahapatra

Design of Reversible Finite Field Arithmetic Circuits with Error Detection 453
Jimson Mathew, Hafizur Rahaman, Babita R. Jose, and Dhiraj K. Pradhan

SESSION A4: Verification

Exploiting Circuit Reconvergence through Static Learning in CNF SAT Solvers 461
Yinlei Yu, Cameron Brien, and Sharad Malik

Efficient Linear Macromodeling via Discrete-Time Time-Domain Vector Fitting 469
Chi-Un Lei and Ngai Wong

Formal Verification of a Public-Domain DDR2 Controller Design 475
Abhishek Datta and Vigyan Singhal

Enhanced TED: A New Data Structure for RTL Verification 481
Pejman Lotfi-Kamran, Mehran Massoumi, Mohammad Mirzaei, and Zainalabedin Navabi

Simulation Acceleration with HW Re-Compilation Avoidance 487
Kyuho Shim, Kesava Talupuru, Maciej Ciesielski, and Seiyang Yang

A Module Checking Based Converter Synthesis Approach for SoCs 492
Roopak Sinha, Partha S. Roop, and Samik Basu

SESSION B4: Low Power - II

Energy Reduction in SRAM using Dynamic Voltage and Frequency Management 503
Mohammed Shareef I, Pradeep Nair, and Bharadwaj Amrutur

Unified $V_{dd} - V_{th}$ Optimization Based DVFM Controller for a Logic Block 509
Kannan S.A., Sreeram N.S., and Bharadwaj S. Amrutur

Temperature and Process Variations Aware Power Gating of Functional Units 515
Deepa Kannan, Aviral Shrivastava, Vipin Mohan, Sarvesh Bhardwaj, and Sarma Vrudhula

A Robust Top-Down Dynamic Power Estimation Methodology for Delay Constrained Register Transfer Level Sequential Circuits 521
Sriram Sambamurthy, Jacob A. Abraham, and Raghuram S. Tupuri

Total Power Minimization in Glitch-Free CMOS Circuits Considering Process Variation 527
Yuanlin Lu and Vishwani D. Agrawal

Power Reduction of Functional Units Considering Temperature and Process Variations 533
Deepa Kannan, Aviral Shrivastava, Sarvesh Bhardwaj, and Sarma Vrudhula

SESSION C4: Architecture/Arithmetic

Stall Power Reduction in Pipelined Architecture Processors 541
Pejman Lotfi-Kamran, Amir-Mohammad Rahmani, Ali-Asghar Salehpour, Ali Afzali-Kusha, and Zainalabedin Navabi

A Novel Carry-Look Ahead Approach to a Unified BCD and Binary Adder/Subtractor 547
Sreehari Veeramachaneni, Kirthi Krishna M, Prateek G V, Subroto S, Bharat S, and M.B. Srinivas

Memory Architecture Exploration Framework for Cache Based Embedded SOC 553
T.S. Rajesh Kumar, C.P. Ravikumar, and R. Govindarajan

A 100MHz to 1GHz, 0.35V to 1.5V Supply 256 x 64 SRAM Block Using Symmetrized 9T SRAM Cell with Controlled Read 560
Satish Anand Verkila, Siva Kumar Bondada, and Bharadwaj S. Amrutur

A Novel Approach to Design BCD Adder and Carry Skip BCD Adder 566
Ashis Kumer Biswas, Md. Mahmudul Hasan, Moshaddek Hasan, Ahsan Raja Chowdhury, and Hafiz Md. Hasan Babu

A Merged Synthesis Technique for Fast Arithmetic Blocks Involving Sum-of-Products and Shifters 572
Sabyasachi Das and Sunil P. Khatri

SESSION D4: Design/MEMS/Optical

A Jitter Reduction Circuit Using Autocorrelation for Phase-Locked Loops and Serializer-Deserializer (SERDES) Circuits 581
Hari Vijay Venkatanarayanan and Michael Lee Bushnell

GyroCompiler: A Soft IP Model Synthesis and Analysis Framework for Design of MEMS Based Gyroscopes 589
Jairam S and Navakanta Bhat

Behavioral Modeling of a CMOS Compatible High Precision MEMS Based Electron Tunneling Accelerometer 595
T.K. Bhattacharyya and Anandaroop Ghosh

An Optical Reconfiguration System with Four Contexts 601
Naoki Yamaguchi and Minoru Watanabe

An Acceleration and Optimization Method for Optical Reconfiguration 607
Minoru Watanabe and Naoki Yamaguchi

0.35μ, 1 GHz, CMOS Timing Generator Using Array of Digital Delay Lock Loops 613
S. Balaji, Vinay B. Chandratre, and Menka Tewani

SESSION A5: Synthesis

Variability-Tolerant Register-Transfer Level Synthesis 621
Anish Muttreja, Srivaths Ravi, and Niraj K. Jha

A Galois Field Based Logic Synthesis Approach with Testability 629
J. Mathew, H. Rahaman, A.K Singh, A.M. Jabir, and D.K Pradhan

A Timing-Driven Synthesis Technique for Arithmetic Product-of-Sum Expressions 635
Sabyasachi Das and Sunil P. Khatri

Clock Period Minimization with Iterative Binding Based on Stochastic Wirelength Estimation during High-Level Synthesis 641
Vyas Krishnan and Srinivas Katkoori

On the Use of Hash Tables for Efficient Analog Circuit Synthesis 647
Almitra Pradhan and Ranga Vemuri

An Inversion-Based Synthesis Approach for Area and Power Efficient Arithmetic Sum-of-Products 653
Sabyasachi Das and Sunil P. Khatri

SESSION B5: Low Power - III

A Low Voltage, Low Ripple, on Chip, Dual Switch-Capacitor Based Hybrid DC-DC Converter 661
Kaushik Bhattacharyya and Pradip Mandal

Voltage and Temperature Scalable Standard Cell Leakage Models Based on Stacks for Statistical Leakage Characterization 667
Janakiraman Viraraghavan, Bishnu Prasad Das, and Bharadwaj Amrutur

Self-Sleep Buffer for Distributed MTCMOS Design 673
Charbel J. Akl and Magdy A. Bayoumi

Power Management of Interactive 3D Games Using Frame Structures 679
Yan Gu and Samarjit Chakraborty

Voltage and Temperature Scalable Gate Delay and Slew Models Including Intra-Gate Variations 685
Bishnu Prasad Das, Janakiraman V. Bharadwaj Amrutur, H.S. Jamadagni, and N.V. Arvind

SESSION C5: Security

Single Chip Encryptor/Decryptor Core Implementation of AES Algorithm 693
Monjur Alam, Santosh Ghosh, Dipanwita RoyChowdhury, and Indranil Sengupta

Reduced Complementary Dynamic and Differential Logic: A CMOS Logic Style for DPA-Resistant Secure IC Design 699
Srividhya Rammohan, Vijay Sundaresan, and Ranga Vemuri

Power Attack Resistant Efficient FPGA Architecture for Karatsuba Multiplier 706
Chester Rebeiro and Debdeep Mukhpodhyay

Watermarking Video Clips with Workload Information for DVS 712
Yicheng Huang, Samarjit Chakraborty, and Ye Wang

Throughput Efficient Parallel Implementation of SPIHT Algorithm 718
Anilkumar V. Nandi and R.M. Banakar

SESSION D5: Invited Special Session: Standards in EDA

Organizer: Dr. Nagi Naganathan, LSI Corp

Standards in EDA: An Introduction 727
Nagi Naganathan, LSI Corp
Industry Standards from Accellera 728
Shrenik Mehta, SUN Microsystems
IEEE Market-Oriented Standards Process and the EDA Industry 729
Dennis Brophy, Mentor Graphics
Design Automation Standards: The IP Providers Perspective 730
Dr. John Goodenough, ARM
Driving Analog Mixed Signal Verification through Verilog-AMS 731
Sri Chandra, Freescale
VSI Standards, Current Status and Future Work 732
Kathy Werner, Freescale

Author Index 733