

# Proceedings

---

## 21st International Conference on VLSI Design

*Held jointly with*  
7th International Conference on Embedded Systems

**Hyderabad, India**  
**January 4-8, 2008**

*Technical Co-Sponsorship*  
IEEE Circuits and Systems Society  
IEEE Solid State Circuits Society  
IEEE Electron Devices Society

*Sponsored by*  
VLSI Society of India

*Sister Conference*  
IEEE/ACM Design Automation Conference



Los Alamitos, California  
Washington • Tokyo



# Table of Contents

## VLSI Design 2008

**Message from the General Chairs**

**Message from the Program Chairs**

**Conference Steering Committee**

**Conference Committee**

**Program Committee**

**Reviewers**

**VLSI Design 2007 Fellowship Recipients**

**VLSI Design 2007 Best Paper Awards**

**VLSI Design Conference History**

**Embedded Systems Design Conference History**

**Plenary Invited Keynote Speakers**

### Tutorials

Gateway to Chips: High Speed I/O Signalling and Interface .....	3
<i>Nidhir Kumar, Senthil N. Velu, and Rajan Verma</i>	
DFM / DFT / SiliconDebug / Diagnosis .....	5
<i>Srikanth Venkataraman and Nagesh Tamarapalli</i>	
Oversampling Analog-to-Digital Converter Design.....	7
<i>Shanthi Pavan and Nagendra Krishnapura</i>	
Programming and Performance Modelling of Automotive ECU Networks.....	8
<i>Samarjit Chakraborty and S. Ramesh</i>	
Architecture Exploration for Low Power Design.....	10
<i>Vinod Kathail and Tom Miller</i>	
Memory Design and Advanced Semiconductor Technology.....	12
<i>D. Harame, Subramanian S. Iyer, Josef S. Watts, Rajiv Joshi, and John E. Barth Jr.</i>	
Scan Delay Testing of Nanometer SoCs .....	13
<i>Adit D. Singh</i>	
Cross-Layer Approaches to Designing Reliable Systems Using Unreliable Chips .....	14
<i>Fadi Kurdahi, Nikil Dutt, Ahmed Eltawil, and Sani Nassif</i>	
OpenSPARC – A Scalable Chip Multi-Threading Design.....	16
<i>Dwayne Lee</i>	
Implementing the Best Processor Cores .....	17
<i>Vamsi Boppana, Rahoul Varma, and S. Balajee</i>	

## SESSION A1: Fault Tolerance

A Power Efficient Approach to Fault-Tolerant Register File Design.....	21
<i>Mojtaba Amiri-Kamalabad, Seyyed Ghassem Miremadi, and Mahdi Fazeli</i>	
Reconfiguring CMOS as Pseudo N/PMOS for Defect Tolerance in Nano-Scale CMOS.....	27
<i>Maryam Ashouei, Adit D. Singh, and Abhijit Chatterjee</i>	
Single Error Correcting Finite Field Multipliers Over GF(2 <sup>m</sup> ).....	33
<i>Jimson Mathew, A. Costas, A.M. Jabir, H. Rahaman, and D.K. Pradhan</i>	
A Robust Architecture for Flip-Flops Tolerant to Soft-Errors and Transients from Combinational Circuits .....	39
<i>Aditya Jagirdar, Roystein Oliveira, and Tapan Jyoti Chakraborty</i>	
Energy-Efficient Soft-Error Protection Using Operand Encoding and Operation Bypass .....	45
<i>Kaushal R. Gandhi and Nihar R. Mahapatra</i>	

## SESSION B1: Wireless/Communication

Retimed Decomposed Serial Berlekamp-Massey (BM) Architecture for High-Speed Reed-Solomon Decoding .....	53
<i>Shahid Rizwan</i>	
Exploring the Processor and ISA Design for Wireless Sensor Network Applications.....	59
<i>Shashidhar Mysore, Banit Agrawal, Frederic T. Chong, and Timothy Sherwood</i>	
Concurrent Multi-Dimensional Adaptation for Low-Power Operation in Wireless Devices.....	65
<i>Rajarajan Senguttuvan, Shreyas Sen, and Abhijit Chatterjee</i>	
Adaptive Signal Scaling Driven Critical Path Modulation for Low Power Baseband OFDM Processors .....	71
<i>Muhammad Mudassar Nisar, Rajarajan Senguttuvan, and Abhijit Chatterjee</i>	
Fault Tolerant Dynamic Antenna Array in Smart Antenna System Using Evolved Virtual Reconfigurable Circuit.....	77
<i>D. Dhanasekaran and K. Boopathy Bagan</i>	

## SESSION C1: Embedded Systems

Multimedia Tools and Architectures for Hardware/Software Co-Simulation of Reconfigurable Systems .....	85
<i>Valery Sklyarov, Iouliia Skliarova, Bruno Pimentel, and Manuel Almeida</i>	
A Modeling of a Dynamically Reconfigurable Processor Using SystemC .....	91
<i>Junji Kitamichi, Koji Ueda, and Kenichi Kuroda</i>	
A Scalable and Reconfigurable Coprocessor for Image Composition.....	97
<i>Jalaj Jain</i>	
Predictable Implementation of Real-Time Applications on Multiprocessor Systems-on-Chip.....	103
<i>Alexandru Andrei, Petru Eles, Zebo Peng, and Jakob Rosen</i>	
An Approach to Software Performance Evaluation on Customized Embedded Processors.....	111
<i>Soumyajit Dey, Monu Kedia, and Anupam Basu</i>	

## SESSION D1: Technology

Compact Modeling of Suspended Gate FET.....	119
<i>Yogesh Singh Chauhan, D. Tsamados, N. Abelé, C. Eggimann, M. Declercq, and A.M. Ionescu</i>	
Optimal Dual-V <sub>T</sub> Design in Sub-100 Nanometer PDSOI and Double-Gate Technologies.....	125
<i>Aditya Bansal, Jae-Joon Kim, Keunwoo Kim, Saibal Mukhopadhyay, Ching-Te Chuang, and Kaushik Roy</i>	
Recursive Statistical Blockade: An Enhanced Technique for Rare Event Simulation with Application to SRAM Circuit Design.....	131
<i>Amith Singhee, Jiajing Wang, Benton H. Calhoun, and Rob A. Rutenbar</i>	
NBTI Degradation: A Problem or a Scare?.....	137
<i>Kewal K. Saluja, Shriram Vijayakumar, Warin Sootkaneung, and Xaingning Yang</i>	
On-Chip Process Variation Detection Using Slew-Rate Monitoring Circuit.....	143
<i>Amlan Ghosh, Rahul M. Rao, Jae-joon Kim, Ching-Te Chuang, and Richard B. Brown</i>	

## SESSION A2: Testing/DFT

On Common-Mode Skewed-Load and Broadside Tests.....	151
<i>Irith Pomeranz, Sudhakar M. Reddy, and Sandip Kundu</i>	
Testing Flash Memories for Tunnel Oxide Defects.....	157
<i>Mohammad Gh. Mohammad and Kewal K. Saluja</i>	
On the Detection of Missing-Gate Faults in Reversible Circuits by a Universal Test Set.....	163
<i>Hafizur Rahaman, Dipak K. Kole, Debesh K. Das, and Bhargab B. Bhattacharya</i>	
Memory Yield Improvement through Multiple Test Sequences and Application-Aware Fault Models.....	169
<i>Aman Kokrady, C.P. Ravikumar, and Nitin Chandrachoodan</i>	
Design-for-Testability for Improved Path Delay Fault Coverage of Critical Paths.....	175
<i>Irith Pomeranz and Sudhakar M. Reddy</i>	
Design-for-Testability for Synchronous Sequential Circuits that Maintains Functional Switching Activity.....	181
<i>Irith Pomeranz and Sudhakar M. Reddy</i>	
A Partitioning Based Physical Scan Chain Allocation Algorithm that Minimizes Voltage Domain Crossings.....	187
<i>Nilabha Dev, Sandeep Bhatia, Subhasish Mukherjee, Sue Genova, and Vinayak Kadam</i>	

## SESSION B2: Interconnects

Wiring-Area Efficient Simultaneous Bidirectional Point-to-Point Link for Inter-Block On-Chip Signaling.....	195
<i>Charbel J. Akl and Magdy A. Bayoumi</i>	
Energy-Aware Interconnect Optimization for a Coarse Grained Reconfigurable Processor.....	201
<i>Andy Lambrechts, Praveen Raghavan, Murali Jayapala, Francky Catthoor, and Diederik Verkest</i>	
Integrated TIA-Equalizer for High Speed Optical Link.....	208
<i>Saurav Bandyopadhyay, Pradip Mandal, Stephen E. Ralph, and Kenneth Pedrotti</i>	
Single Edge Clock (SEC) Distribution for Improved Latency, Skew, and Jitter Performance.....	214
<i>Jeff Mueller and Resve Saleh</i>	

Threshold Voltage Control through Multiple Supply Voltages for Power-Efficient FinFET Interconnects.....	220
<i>Anish Muttreja, Prateek Mishra, and Niraj K. Jha</i>	
Analysis of Delay Variation in Encoded On-Chip Bus Signaling under Process Variation.....	228
<i>Sampo Tuuna, Ethiopia Nigussie, Jouni Isoaho, and Hannu Tenhunen</i>	
Exploiting Variable Cycle Transmission for Energy-Efficient On-Chip Interconnect Design .....	235
<i>T. Venkata Kalyan, Madhu Mutyam, and P. Vijaya Sankara Rao</i>	

## SESSION C2: Architecture

Dynamic Aggregation of Virtual Addresses in TLB Using TCAM Cells.....	243
<i>Rupak Samanta, Jason Surprise, and Rabi Mahapatra</i>	
Continuous Frequency Adjustment Technique Based on Dynamic Workload Prediction.....	249
<i>Hwisung Jung and Massoud Pedram</i>	
Recursive versus Iterative Algorithms for Solving Combinatorial Search Problems in Hardware .....	255
<i>Iouliia Skliarova and Valery Sklyarov</i>	
Exhaustive Enumeration of Legal Custom Instructions for Extensible Processors.....	261
<i>Nagaraju Pothineni, Anshul Kumar, and Kolin Paul</i>	
An Optimal Multi-Functional Unit Dynamic Instruction Selection Logic at Submicron Technologies .....	267
<i>Terrell Bennett and Rama Sangireddy</i>	
A 2.1GHz 6.5mW 64-bit Unified PopCount/BitScan Datapath Unit for 65nm High-Performance Microprocessor Execution Cores .....	273
<i>Rajaraman Ramanarayanan, Sanu Mathew, Vasantha Erraguntla, Ram Krishnamurthy, and Shay Gueron</i>	
Dynamic Error Detection for Dependable Cache Coherency in Multicore Architectures.....	279
<i>Hui Wang, Sandeep Baldawa, and Rama Sangireddy</i>	

## SESSION D2: Analog

Mismatch Aware Analog Performance Macromodeling Using Spline Center and Range Regression on Adaptive Samples .....	287
<i>Shubhankar Basu, Balaji Kommineni, and Ranga Vemuri</i>	
An Input Stage for the Implementation of Low-Voltage Rail to Rail Offset Compensated CMOS Comparators.....	294
<i>Jaime Ramirez-Angulo, Lalitha Mohana Kalyani-Garimella, Annajirao Garimella, Sri Raga Sudha Garimella, Antonio Lopez-Martin, and Ramon Gonzalez Carvajal</i>	
Highly Linear Wide Dynamic Swing CMOS Transconductance Multiplier Using Source-Degeneration V-I Converters.....	300
<i>Sri Raga Sudha Garimella</i>	
Chaos-Modulated Ramp IC for EMI Reduction in PWM Buck Converters – Design and Analysis of Critical Issues.....	305
<i>Rupam Mukherjee, Amit Patra, and Soumitro Banerjee</i>	
A Fast Settling 100dB OPAMP in 180nm CMOS Process with Compensation Based Optimisation .....	311
<i>Amal Kumar Kundu, Subho Chatterjee, and Tarun Kanti Bhattacharyya</i>	

VLSI Implementation of a Digitally Tunable $G_m$ -C Filter with Double CMOS Pair .....	317
<i>S. Ramasamy, B. Venkataramani, and K. Anbugetha</i>	
A 9 bit 400 MHz CMOS Double-Sampled Sample-and-Hold Amplifier .....	323
<i>Sounak Roy and Swapna Banerjee</i>	

### SESSION A3: Physical Design/CAD

A New Approach for Estimation of On-Resistance and Current Distribution in Power Array Layouts.....	331
<i>Jyotirmoy Ghosh, Siddhartha Mukhopadhyay, Amit Patra, Barry Culpepper, and Tawen Mei</i>	
An Elitist Non-Dominated Sorting Based Genetic Algorithm for Simultaneous Area and Wirelength Minimization in VLSI Floorplanning.....	337
<i>Pradeep Fernando and Srinivas Katkooari</i>	
Fast Congestion Aware Routing for Pin Assignment.....	343
<i>Shashank Prasad</i>	
A Novel Approach to Compute Spatial Reuse in the Design of Custom Instructions .....	348
<i>Nagaraju Pothineni, Anshul Kumar, and Kolin Paul</i>	
Addressing the Challenges of Synchronization/Communication and Debugging Support in Hardware/Software Cosimulation.....	354
<i>Banit Agrawal, Timothy Sherwood, Chulho Shin, and Simon Yoon</i>	

### SESSION B3: Low Power - I

Incorporating PVT Variations in System-Level Power Exploration of On-Chip Communication Architectures.....	363
<i>Sudeep Pasricha, Young-Hwan Park, Fadi J. Kurdahi, and Nikil Dutt</i>	
Energy-Efficient, High Performance Circuits for Arithmetic Units.....	371
<i>Sundeepkumar Agarwal, Pavankumar V K, and Yokesh R</i>	
Delay and Energy Efficient Design of On-Chip Encoded Bus with Repeaters .....	377
<i>Qingli Zhang, Jinxiang Wang, and Yizheng Ye</i>	
A Robust Level-Shifter Design for Adaptive Voltage Scaling.....	383
<i>Ankur Gupta, Rajat Chauhan, Vinod Menezes, Vikas Narang, and Roopashree H.M.</i>	
Low Power Hardware Architecture for VBSME Using Pixel Truncation.....	389
<i>Asral Bahari, Tughrul Arslan, and Ahmet T. Erdogan</i>	

### SESSION C3: NoC/SoC

MoCSYS: A Multi-Clock Hybrid Two-Layer Router Architecture and Integrated Topology Synthesis Framework for System-Level Design of FPGA Based On-Chip Networks .....	397
<i>Arun Janarthanan and Karen A. Tomko</i>	
MPSoC Communication Architecture Exploration Using an Abstraction Refinement Method .....	403
<i>Hao Shen and Frédéric Pétrot</i>	
An NoC Test Strategy Based on Flooding with Power, Test Time and Coverage Considerations.....	409
<i>Mahshid Sedghi, Elnaz Koopahi, Armin Alaghi, Mahmood Fathy, and Zainalabedin Navabi</i>	

High-Level Modeling Approach for Analyzing the Effects of Traffic Models on Power and Throughput in Mesh-Based NoCs .....	415
<i>Somayyeh Koochi, Mohammad Mirza-Aghatabar, Shaahin Hessabi, and Masoud Pedram</i>	
PTSMT: A Tool for Cross-Level Power, Performance, and Thermal Exploration of SMT Processors.....	421
<i>Deepa Kannan, Aseem Gupta, Aviral Shrivastava, Nikil D. Dutt, and Fadi J. Kurdahi</i>	

### SESSION D3: Nano

Single Event Upset: An Embedded Tutorial.....	429
<i>Fan Wang and Vishwani D. Agrawal</i>	
Fault-Tolerant Computing Using a Hybrid Nano-CMOS Architecture .....	435
<i>Muzaffer O. Simsir, Srihari Cadambi, Franjo Ivančic, Martin Roetteler, and Niraj K. Jha</i>	
Analysis and Robust Design of Diode-Resistor Based Nanoscale Crossbar PLA Circuits.....	441
<i>Rajat Subhra Chakraborty, Somnath Paul, and Swarup Bhunia</i>	
A New Threshold Voltage Model for Omega Gate Cylindrical Nanowire Transistor .....	447
<i>Biswajit Ray and Santanu Mahapatra</i>	
Design of Reversible Finite Field Arithmetic Circuits with Error Detection.....	453
<i>Jimson Mathew, Hafizur Rahaman, Babita R. Jose, and Dhiraj K. Pradhan</i>	

### SESSION A4: Verification

Exploiting Circuit Reconvergence through Static Learning in CNF SAT Solvers.....	461
<i>Yinlei Yu, Cameron Brien, and Sharad Malik</i>	
Efficient Linear Macromodeling via Discrete-Time Time-Domain Vector Fitting .....	469
<i>Chi-Un Lei and Ngai Wong</i>	
Formal Verification of a Public-Domain DDR2 Controller Design.....	475
<i>Abhishek Datta and Vigyan Singhal</i>	
Enhanced TED: A New Data Structure for RTL Verification .....	481
<i>Pejman Lotfi-Kamran, Mehran Massoumi, Mohammad Mirzaei, and Zainalabedin Navabi</i>	
Simulation Acceleration with HW Re-Compilation Avoidance .....	487
<i>Kyuho Shim, Kesava Talupuru, Maciej Ciesielski, and Seiyang Yang</i>	
A Module Checking Based Converter Synthesis Approach for SoCs .....	492
<i>Roopak Sinha, Partha S. Roop, and Samik Basu</i>	

### SESSION B4: Low Power - II

Energy Reduction in SRAM using Dynamic Voltage and Frequency Management.....	503
<i>Mohammed Shareef I, Pradeep Nair, and Bharadwaj Amrutur</i>	
Unified $V_{dd} - V_{th}$ Optimization Based DVFM Controller for a Logic Block.....	509
<i>Kannan S.A., Sreeram N.S., and Bharadwaj S. Amrutur</i>	
Temperature and Process Variations Aware Power Gating of Functional Units .....	515
<i>Deepa Kannan, Aviral Shrivastava, Vipin Mohan, Sarvesh Bhardwaj, and Sarma Vrudhula</i>	
A Robust Top-Down Dynamic Power Estimation Methodology for Delay Constrained Register Transfer Level Sequential Circuits.....	521
<i>Sriram Sambamurthy, Jacob A. Abraham, and Raghuram S. Tupuri</i>	

Total Power Minimization in Glitch-Free CMOS Circuits Considering Process Variation.....	527
<i>Yuanlin Lu and Vishwani D. Agrawal</i>	
Power Reduction of Functional Units Considering Temperature and Process Variations .....	533
<i>Deepa Kannan, Aviral Shrivastava, Sarvesh Bhardwaj, and Sarma Vrudhula</i>	

#### SESSION C4: Architecture/Arithmetic

Stall Power Reduction in Pipelined Architecture Processors .....	541
<i>Pejman Lotfi-Kamran, Amir-Mohammad Rahmani, Ali-Asghar Salehpour, Ali Afzali-Kusha, and Zainalabedin Navabi</i>	
A Novel Carry-Look Ahead Approach to a Unified BCD and Binary Adder/Subtractor.....	547
<i>Sreehari Veeramachaneni, Kirthi Krishna M, Prateek G V, Subroto S, Bharat S, and M.B. Srinivas</i>	
Memory Architecture Exploration Framework for Cache Based Embedded SOC .....	553
<i>T.S. Rajesh Kumar, C.P. Ravikumar, and R. Govindarajan</i>	
A 100MHz to 1GHz, 0.35V to 1.5V Supply 256 x 64 SRAM Block Using Symmetrized 9T SRAM Cell with Controlled Read .....	560
<i>Satish Anand Verkila, Siva Kumar Bondada, and Bharadwaj S. Amrutur</i>	
A Novel Approach to Design BCD Adder and Carry Skip BCD Adder.....	566
<i>Ashis Kumer Biswas, Md. Mahmudul Hasan, Moshaddek Hasan, Ahsan Raja Chowdhury, and Hafiz Md. Hasan Babu</i>	
A Merged Synthesis Technique for Fast Arithmetic Blocks Involving Sum-of-Products and Shifters .....	572
<i>Sabyasachi Das and Sunil P. Khatri</i>	

#### SESSION D4: Design/MEMS/Optical

A Jitter Reduction Circuit Using Autocorrelation for Phase-Locked Loops and Serializer-Deserializer (SERDES) Circuits .....	581
<i>Hari Vijay Venkatanarayanan and Michael Lee Bushnell</i>	
GyroCompiler: A Soft IP Model Synthesis and Analysis Framework for Design of MEMS Based Gyroscopes .....	589
<i>Jairam S and Navakanta Bhat</i>	
Behavioral Modeling of a CMOS Compatible High Precision MEMS Based Electron Tunneling Accelerometer.....	595
<i>T.K. Bhattacharyya and Anandaroop Ghosh</i>	
An Optical Reconfiguration System with Four Contexts.....	601
<i>Naoki Yamaguchi and Minoru Watanabe</i>	
An Acceleration and Optimization Method for Optical Reconfiguration .....	607
<i>Minoru Watanabe and Naoki Yamaguchi</i>	
0.35 $\mu$ , 1 GHz, CMOS Timing Generator Using Array of Digital Delay Lock Loops .....	613
<i>S. Balaji, Vinay B. Chandratre, and Menka Tewani</i>	

## SESSION A5: Synthesis

Variability-Tolerant Register-Transfer Level Synthesis .....	621
<i>Anish Muttreja, Sripathis Ravi, and Niraj K. Jha</i>	
A Galois Field Based Logic Synthesis Approach with Testability .....	629
<i>J. Mathew, H. Rahaman, A.K Singh, A.M. Jabir, and D.K Pradhan</i>	
A Timing-Driven Synthesis Technique for Arithmetic Product-of-Sum Expressions .....	635
<i>Sabyasachi Das and Sunil P. Khatri</i>	
Clock Period Minimization with Iterative Binding Based on Stochastic Wirelength Estimation during High-Level Synthesis.....	641
<i>Vyas Krishnan and Srinivas Katkooari</i>	
On the Use of Hash Tables for Efficient Analog Circuit Synthesis.....	647
<i>Almitra Pradhan and Ranga Vemuri</i>	
An Inversion-Based Synthesis Approach for Area and Power Efficient Arithmetic Sum-of-Products .....	653
<i>Sabyasachi Das and Sunil P. Khatri</i>	

## SESSION B5: Low Power - III

A Low Voltage, Low Ripple, on Chip, Dual Switch-Capacitor Based Hybrid DC-DC Converter .....	661
<i>Kaushik Bhattacharyya and Pradip Mandal</i>	
Voltage and Temperature Scalable Standard Cell Leakage Models Based on Stacks for Statistical Leakage Characterization .....	667
<i>Janakiraman Viraraghavan, Bishnu Prasad Das, and Bharadwaj Amrutur</i>	
Self-Sleep Buffer for Distributed MTCMOS Design .....	673
<i>Charbel J. Akl and Magdy A. Bayoumi</i>	
Power Management of Interactive 3D Games Using Frame Structures.....	679
<i>Yan Gu and Samarjit Chakraborty</i>	
Voltage and Temperature Scalable Gate Delay and Slew Models Including Intra-Gate Variations.....	685
<i>Bishnu Prasad Das, Janakiraman V. Bharadwaj Amrutur, H.S. Jamadagni, and N.V. Arvind</i>	

## SESSION C5: Security

Single Chip Encryptor/Decryptor Core Implementation of AES Algorithm .....	693
<i>Monjur Alam, Santosh Ghosh, Dipanwita RoyChowdhury, and Indranil Sengupta</i>	
Reduced Complementary Dynamic and Differential Logic: A CMOS Logic Style for DPA-Resistant Secure IC Design.....	699
<i>Srividhya Rammohan, Vijay Sundaresan, and Ranga Vemuri</i>	
Power Attack Resistant Efficient FPGA Architecture for Karatsuba Multiplier.....	706
<i>Chester Rebeiro and Debdeep Mukhopadhyay</i>	
Watermarking Video Clips with Workload Information for DVS.....	712
<i>Yicheng Huang, Samarjit Chakraborty, and Ye Wang</i>	
Throughput Efficient Parallel Implementation of SPIHT Algorithm.....	718
<i>Anilkumar V. Nandi and R.M. Banakar</i>	

## SESSION D5: Invited Special Session: Standards in EDA

Organizer: *Dr. Nagi Naganathan, LSI Corp*

Standards in EDA: An Introduction.....	727
<i>Nagi Naganathan, LSI Corp</i>	
Industry Standards from Accellera .....	728
<i>Shrenik Mehta, SUN Microsystems</i>	
IEEE Market-Oriented Standards Process and the EDA Industry.....	729
<i>Dennis Brophy, Mentor Graphics</i>	
Design Automation Standards: The IP Providers Perspective.....	730
<i>Dr. John Goodenough, ARM</i>	
Driving Analog Mixed Signal Verification through Verilog-AMS.....	731
<i>Sri Chandra, Freescale</i>	
VSI Standards, Current Status and Future Work .....	732
<i>Kathy Werner, Freescale</i>	
<b>Author Index</b> .....	733