

**9th International Symposium on
Quality Electronic Design
(ISQUED 2008)**

**San Jose, California, USA
17-19 March 2008**



**IEEE Catalog Number: CFP08250-PRT
ISBN: 978-1-4244-3042-0**

TABLE OF CONTENTS

VOLUME 1

TUTORIALS

**ADVANCED TECHNOLOGY & DESIGN SOLUTIONS IN DESIGN FOR
MANUFACTURING ERA
CHAIR AND MODERATOR: RAJIV JOSHI, IBM T.J. WATSON RESEARCH
CENTER**

Tutorial 1: The Promise of High-κ/Metal Gates-From Electronic Transport Phenomena to Emerging Device/Circuit Applications	1
<i>K. Maitra</i>	
Tutorial 2: Low Voltage Circuit Design Techniques for Sub-32nm Technologies	2
<i>Chris Kim</i>	
Tutorial 3: Process Technology Development and New Design Opportunities in 3D Integration Technology	3
<i>Robert E. Jones</i>	
Tutorial 4: Robust System Design in Scaled CMOS	4
<i>Subhasis Mitra</i>	
Tutorial 5: Caches in the Many-Core Era: What Purpose Might eDRAM Serve?	5
<i>Hillary Hunter</i>	
Tutorial 6: Enhancing Yield through Design for Manufacturability (DFM)	6
<i>Praveen Elakkumanan</i>	

EVENING PANEL EP1

DFM: Is it Helping or Hurting?	N/A
<i>Ron Wilson</i>	

PLENARY SESSION 1P

**CHAIR AND MODERATOR: CHI-FOON CHAN, PRESIDENT AND COO,
SYNOSYS**

SESSION CHAIRS:

TANAY KARNIK, INTEL

KRIS VERMA, SILICON VALLEY TECHNICAL INSTITUTE

Plenary Speech 1P1: Shrinking time-to-market through global value chain integration	8
<i>Drew Gude</i>	

Plenary Speech 1P2: Bounding the Endless Verification Loop	9
<i>Robert Hum</i>	

EMBEDDED TUTORIAL 1A

SOC Verification: Managing Early Design Feasibility Issues through System Physical Prototyping	N/A
<i>Matthew Ragget</i>	

SESSION PAPERS

SESSION 1B: POWER CONSCIOUS MEMORIES

CHAIR: DINESH SOMASEKHAR

CO-CHAIR: HAIBO WANG

A Radiation Hardened Nano-Power 8Mb SRAM in 130nm CMOS	11
<i>Mark Lysinger, Francois Jacquet, Mehdi Zamanian, David McClure, Philippe Roche, Naren Sahoo, John Russell</i>	
Error-Tolerant SRAM Design for Ultra-Low Power Standby Operation	18
<i>Huifang Qin, Animesh Kumar, Kannan Ramchandran, Jan Rabaey, Prakash Ishwar</i>	
Error Protected Data Bus Inversion Using Standard DRAM Components	23
<i>Maurizio Skerlj, Paolo Ienne</i>	
Process Variation Aware Bus-Coding Scheme for Delay Minimization in VLSI Interconnects	31
<i>Chittarsu Raghunandan, K.S. Sainarayanan, M.B. Srinivas</i>	

SESSION 1C: SPEED-UP AND TIMING OF INTEGRATED CIRCUITS

CHAIR: MASAHIRO FUJITA

CO-CHAIR: ANTONIO NUNEZ

Speed-Up of ASICs Derived from FPGAs by Transistor Network Synthesis Including Reordering	35
<i>Tiago Muller Gil Cardoso, Leomar Soares da Rosa Jr., Felipe de Souza Marques, Renato Perez Ribas, Andre Inacio Reis</i>	
Fast and Accurate Waveform Analysis with Current Source Models	41
<i>Vineeth Veetil, Dennis Sylvester, David Blaauw</i>	
An Efficient Method for Fast Delay and SI Calculation Using Current Source Models	45
<i>Xin Wang, Ali Kasnavi, Harold Levy</i>	
Adaptive Stochastic Collocation Method (ASCM) for Parameterized Statistical Timing Analysis with Quadratic Delay Model	50
<i>Yi Wang, Xuan Zeng, Jun Tao, Hengliang Zhu, Xu Luo, Changhao Yan, Wei Cai</i>	

SESSION 1D: SER AND NOISE TOLERANCE

CHAIR: KEITH BOWMAN

CO-CHAIR: YU CAO

Combinational Logic Circuit Protection Using Customized Error Detecting and Correcting Codes	56
<i>Avijit Dutta, Abhijit Jas</i>	
Output Remapping Technique for Soft-Error Rate Reduction in Critical Paths	62
<i>Qian Ding, Yu Wang, Hui Wang, Rong Luo, Huazhong Yang</i>	
IR Drop Reduction via a Flip-Flop Resynthesis Technique	66
<i>Jiun-Kuan Wu, Tsung-Yi Wu, Liang-Ying Lu, Kuang-Yao Chen</i>	
Noise Interaction Between Power Distribution Grids and Substrate	72
<i>Daniel A. Andersson, Simon Kristiansson, Lars J. Svensson, Per Larsson-Edefors, Kjell O. Jeppson</i>	
Luncheon Keynote Speech	78
<i>Antun Domic</i>	

SESSION 2A: ROBUST SRAM AND ANALOG CIRCUITS

CHAIR: MASANORI HASHIMOTO

CO-CHAIR: DAVID PAN

Fundamental Data Retention Limits in SRAM Standby—Experimental Results	80
<i>Animesh Kumar, Huifang Qin, Prakash Ishwar, Jan Rabaey, Kannan Ramchandran</i>	
Quality of a Bit (QoB): A New Concept in Dependable SRAM	86
<i>Hidehiro Fujiwara, Shunsuke Okumura, Yusuke Iguchi, Hiroki Noguchi, Yasuhiro Morita, Hiroshi Kawaguchi, Masahiko Yosimoto</i>	
Cache Design for Low Power and High Yield	91
<i>Baker Mohammad, Martin Saint-Laurent, Paul Bassett, Jacob Abraham</i>	
Projection-Based Piecewise-Linear Response Surface Modeling for Strongly Nonlinear VLSI Performance Variations	96
<i>Xin Li, Yu Cao</i>	
High Output Resistance and Wide Swing Voltage Charge Pump Circuit	102
<i>Tian Xia, Stephen Wyatt</i>	

SESSION 2B: POWER AND THERMAL MANAGEMENT

CHAIR: MARK BUDNIK

CO-CHAIR: SARMA VRUDHALA

Interconnect Signaling and Layout Optimization to Manage Thermal Effects Due to Self Heating in On-Chip Signal Buses	106
<i>Krishnan Sundaresan, Nihar R. Mahapatra</i>	
A Low-Power Double-Edge-Triggered Address Pointer Circuit for FIFO Memory Design	111
<i>Saravanan Ramamoorthy, Haibo Wang, Sarma Vrudhula</i>	
Minimizing Offset for Latching Voltage-Mode Sense Amplifiers for Sub-Threshold Operation	115
<i>Joseph F. Ryan, Benton H. Calhoun</i>	

Dependence of Minimum Operating Voltage (VDDmin) on Block Size of 90-nm CMOS Ring Oscillators and its Implications in Low Power DFM	121
<i>Taro Niiyama, Piao Zhe, Koichi Ishida, Masami Murakata, Makoto Takamiya, Takayasu Sakurai</i>	

Accurate Temperature Estimation for Efficient Thermal Management	125
<i>Shervin Sharifi, ChunChen Liu, Tajana Simunic Rosing</i>	

SESSION 2C: PROCESS VARIATIONS

CHAIR: MURAT BECERR

CO-CHAIR: HE JIN

Process Variation Aware Timing Optimization through Transistor Sizing in Dynamic CMOS Logic	131
<i>Kumar Yelamarthi, Chien-In Henry Chen</i>	

Compact Variation-Aware Standard Cell Models for Timing Analysis - Complexity and Accuracy Analysis	136
<i>Seyed-Abdollah Aftabjehani, Linda S. Milor</i>	

A Statistical Characterization of CMOS Process Fluctuations in Subthreshold Current Mirrors	140
<i>Lei Zhang, Zhiping Yu, Xiangqing He</i>	

Robust Estimation of Timing Yield with Partial Statistical Information on Process Variations	144
<i>Lin Xie, Azadeh Davoodi</i>	

Variation Aware Spline Center and Range Modeling for Analog Circuit Performance	150
<i>Shubhankar Basu, Balaji Kommineni, Ranga Vemuri</i>	

SESSION 3A: SYSTEM AND CIRCUIT SYNTHESIS

CHAIR: SAO-JIE CHEN

CO-CHAIR: FADI KURDAHI

High-Quality Circuit Synthesis for Modern Technologies	156
<i>Lech Jozwiak, Artur Chojnacki, Aleksander Slusarczyk</i>	

ILP Based Gate Leakage Optimization Using DKCMOS Library during RTL Synthesis	162
<i>Saraju P. Mohanty</i>	

Improving the Efficiency of Power Management Techniques by Using Bayesian Classification	166
<i>Hwisung Jung, Massoud Pedram</i>	

An On-Demand Test Triggering Mechanism for NoC-Based Safety-Critical Systems	172
<i>Jason D. Lee, Nikhil Gupta, Praveen S. Bhojwani, Rabi N. Mahapatra</i>	

Constant Rate Dataflow Model with Intermediate Ports for Efficient Code Synthesis with Top-Down Design and Dynamic Behavior	178
<i>Hyunok Oh</i>	

SESSION 3B: PROCESS, CHARACTERIZATION, AND TEMPERATURE-AWARE DESIGN

CHAIR: JAMES LEI

CO-CHAIR: ANTONIO NUNEZ

Thermal-Aware IR Drop Analysis in Large Power Grid	182
<i>Yu Zhong, Martin D.F. Wong</i>	
A Methodology for Characterization of Large Macro Cells and IP Blocks Considering Process Variations	188
<i>Amit Goel, Sarma Vrudhula, Feroze Taraporevala, Praveen Ghanta</i>	
Investigation of Process Impact on Soft Error Susceptibility of Nanometric SRAMs Using a Compact Critical Charge Model.....	195
<i>Shah M. Jahinuzzaman, Mohammad Sharifkhani, Manoj Sachdev</i>	
Characterization of Standard Cells for Intra-Cell Mismatch Variations	201
<i>Savithri Sundareswaran, Jacob A. Abraham, Alexandre Ardelea, Rajendran Panda</i>	
Full-Chip Leakage Verification for Manufacturing Considering Process Variations	208
<i>Tao Li, Zhiping Yu</i>	

SESSION 3C: PROCESSOR TEST VERIFICATION/DELAY DIAGNOSIS

CHAIR: TAO FENG

CO-CHAIR: PATRA PRIYADARSHAN

Processor Verification with hwBugHunt.....	212
<i>Sangeetha Sudhkrishnan, Liying Su, Jose Renau</i>	
Enhancing the Testability of RTL Designs Using Efficiently Synthesized Assertions	218
<i>Mohammad Reza Kakoei, Mohammad Riazati, Siamak Mohammadi</i>	
Efficient Selection of Observation Points for Functional Tests.....	224
<i>Jian Kang, Sharad C. Seth, Yi-Shing Chang, Vijay Gangaram</i>	
A Novel Test Generation Methodology for Adaptive Diagnosis	230
<i>Rajsekhar Adapa, Edward Flanigan, Spyros Tragoudas</i>	
Timing-Aware Multiple-Delay-Fault Diagnosis	234
<i>Vishal J. Mehta, Malgorzata Marek-Sadowska, Kun-Han Tsai, Janusz Rajski</i>	

EMBEDDED TECHNICAL SESSIONS

SESSION 1E

CHAIR: HE JIN

CO-CHAIR: MIROSLAV VELEV

A Dual Oxide CMOS Universal Voltage Converter for Power Management in Multi-VDD SoCs.....	242
<i>Dhruva Ghai, Saraju P. Mohanty, Elias Kougiannos</i>	
Dominant Substrate Noise Coupling Mechanism for Multiple Switching Gates.....	246
<i>Emre Salman, Eby G. Friedman, Radu M. Secareanu, Olin L. Hartin</i>	
A Statistic-Based Approach to Testability Analysis.....	252
<i>Chuang-Chi Chiou, Chun-Yao Wang, Yung-Chih Chen</i>	

Generic Carrier-Based Core Model for Four-Terminal Double-Gate MOSFET Valid for Symmetric, Asymmetric, SOI, and Independent Gate Operation Modes	256
<i>Feng Liu, Jin He, Yue Fu, Jinhua Hu, Wei Bian, Yan Song, Xing Zhang, Mansun Chan</i>	
On the Feasibility of Obtaining a Globally Optimal Floorplanning for an L-shaped Layout Problem	262
<i>Tsu-Shuan Chang, Manish Kumar, Teng S. Moh, Chung-Li Tseng</i>	
Architecting for Physical Verification Performance and Scaling	268
<i>John Ferguson, Robert Todd</i>	
Efficient Thermal Aware Placement Approach Integrated with 3D DCT Placement Algorithm	274
<i>Haixia Yan, Qiang Zhou, Xianlong Hong</i>	
CMOS Based Low Cost Temperature Sensor	278
<i>Neehar Jandhyala, Lili He, Morris Jones</i>	
An SSO Based Methodology for EM Emission Estimation from SoCs	282
<i>S. Jairam, S.M. Stalin, Jean-Yves Oberle, H. Udayakumar</i>	
Fast Timing Update under the Effect of IR Drop	286
<i>Muzhou Shao</i>	
Statistical Data Stability and Leakage Evaluation of FinFET SRAM Cells with Dynamic Threshold Voltage Tuning under Process Parameter Fluctuations	290
<i>Zhiyu Liu, Sherif A. Tawfik, Volkan Kursun</i>	
Characterization of New Static Independent-Gate-Biased FinFET Latches and Flip-Flops under Process Variations	296
<i>Sherif A. Tawfik, Volkan Kursun</i>	
A Low Energy Two-Step Successive Approximation Algorithm for ADC Design	302
<i>Ricky Yiu-kee Choi, Chi-ying Tsui</i>	
Automated Specific Instruction Customization Methodology for Multimedia Processor Acceleration	306
<i>Kang Zhao, Jinian Bian, Sheqin Dong, Yang Song, Satoshi Goto</i>	

SESSION 2E

CHAIR: JAYANTA BHADRA

CO-CHAIR: SYED M. ALAM

Process Variability Analysis in DSM Through Statistical Simulations and its Implications to Design Methodologies	310
<i>Srinivasa R STG, Jandhyala Srivatsava, Narahari Tondamuthuru R</i>	
Parasitic Aware Process Variation Tolerant Voltage Controlled Oscillator (VCO) Design	315
<i>Dhriva Ghai, Saraju P. Mohanty, Elias Kougianos</i>	
Evaluation of the PTSI Crosstalk Noise Analysis Tool and Development of an Automated Spice Correlation Suite to Enable Accuracy Validation	319
<i>C.R. Venugopal, Prasanth Soraiyur, Jagannath Rao</i>	
Hotspot Based Yield Prediction with Consideration of Correlations	323
<i>Qing Su, Charles Chiang, Jamil Kawa</i>	
A Randomized Greedy Algorithm for the Pattern Fill Problem for DFM Applications	329
<i>Maharaj Mukherjee, Kanad Chakraborty</i>	

A Passive 915 MHz UHF RFID Tag	333
<i>José C.S. Palma, César Marcon, Fabiano Hessel, Eduardo Bezerra, Guilherme Rohde, Luciano Azevedo, Carlos Reif, Carolina Metzler</i>	
Crosstalk Noise Variation Assessment and Analysis for the Worst Process Corner	337
<i>Jae-Seok Yang, Andrew R. Neureuther</i>	
DFM Based Detailed Routing Algorithm for ECP and CMP	342
<i>Yin Shen, Yici Cai, Qiang Zhou, Xianlong Hong</i>	
Instruction Scheduling for Variation-Originated Variable Latencies	346
<i>Toshinori Sato, Shingo Watanabe</i>	
Hotspot Prevention Using CMP Model in Design Implementation Flow	350
<i>Norma Rodriguez, Li Song, Shishir Shroff, Kuang Han Chen, Taber Smith, Wilbur Luo</i>	
The Statistical Failure Analysis for the Design of Robust SRAM in Nano-Scale Era	354
<i>Young-Gu Kim, Soo-Hwan Kim, Hoon Lim, Sanghoon Lee, Keun-Ho Lee, Young-Kwan Park, Moon-Hyun Yoo</i>	
Computation of Waveform Sensitivity Using Geometric Transforms for SSTA	358
<i>Ratnakar Goyal, Harindranath Parameswaran, Sachin Shrivastava</i>	
On Efficient and Robust Constraint Generation for Practical Layout Legalization	364
<i>Sambuddha Bhattacharya, Shabbir H. Batterywala, Subramanian Rajagopalan, Hi-Keung Tony Ma, Narendra V. Shenoy</i>	
Feedback-Switch Logic (FSL): A High-Speed Low-Power Differential Dynamic-Like Static CMOS Circuit Family	370
<i>Charbel J. Akl, Magdy A. Bayoumi</i>	
Analysis of System-Level Reliability Factors and Implications on Real-Time Monitoring Methods for Oxide Breakdown Device Failures	376
<i>Eric Karl, Dennis Sylvester, David Blaauw</i>	
Characterizing the Impact of Substrate Noise on High-Speed Flash ADCs	381
<i>Parastoo Nikaeen, Boris Murmann, Robert W. Dutton</i>	
Analytical Noise-Rejection Model Based on Short Channel MOSFET	386
<i>Vinay Jain, Payman Zarkesh-Ha</i>	
A High-Performance Bus Architecture for Strongly Coupled Interconnects	392
<i>Michael N. Skoufis, Kedar Karmarkar, Themistoklis Haniotakis, Spyros Tragoudas</i>	
A Fully-Integrated 2.4 GHz Mismatch-Controllable RF Front-end Test Platform in 0.18μm CMOS	396
<i>Zahra Sadat Ebadi, Resve Saleh</i>	
A Holistic Approach to SoC Verification	402
<i>Alicia Strang, David Potts, Shankar Hemmady</i>	
A Robust and Efficient Pre-Silicon Validation Environment for Mixed-Signal Circuits on Intel's Test Chips	408
<i>Nathaniel August</i>	
Hybrid Integration of Bandgap Reference Circuits Using Silicon ICs and Germanium Devices	414
<i>Jae Wook Kim, Boris Murmann, Robert Dutton</i>	
Verification of IP-Core Based SoC's	418
<i>Anil Deshpande</i>	
Innovative Test Solutions for Pin-Limited Microcontrollers	422
<i>Matthew G. Stout, Kenneth P. Tumin</i>	

VOLUME 2

XStatic: A Simulation Based ESD Verification and Debug Environment426
Ganesh R. Shamnur, Rajesh R. Berigei

Statistical Crosstalk Noise Analysis Using First Order Parameterized Approach for Aggressor Grouping.....430
Sachin Shrivastava, Harindranath Parameswaran

SESSION 3E

CHAIR: ANDRE REIS

CO-CHAIR: ANAND IYER

Cell Swapping Based Migration Methodology for Analog and Custom Layouts.....435
Shabbir H. Batterywala, Sambuddha Bhattacharya, Subramanian Rajagopalan, Hi-Keung Tony Ma, Narendra V. Shenoy

A Knowledge-Based Tool for Generating and Verifying Hardware-Ready Embedded Memory Models.....441
Paul Pao-Fang Cheng

System Verilog for Quality of Results (QoR).....445
Ravi Surepeddi

Power Delivery System: Sufficiency, Efficiency, and Stability.....450
Zhen Mu

Thermal Aware Global Routing of VLSI Chips for Enhanced Reliability455
Aseem Gupta, Nikil D. Dutt, Fadi J. Kurdahi, Kamal S. Khouri, Magdy S. Abadir

Clock Skew Analysis via Vector Fitting in Frequency Domain461
Ling Zhang, Wenjian Yu, Haikun Zhu, Wanping Zhang, Chung-Kuan Cheng

An Approach for a Comprehensive QA Methodology for the PDKs.....465
Sridhar Joshi, Ravi Perumal, Kamesh Gadepally, Mark Young

Strategies for Quality CAD PDKs469
Kamesh V. Gadepally, Mark Young, James Lin, Andy Franklin, Ravi Perumal, Sridhar Joshi

Variability Analysis for sub-100nm PD/SOI Sense-Amplifier473
Saibal Mukhopadhyay, Rajiv V. Joshi, Keunwoo Kim, Ching-Te Chuang

Predictive Delay Evaluation on Emerging CMOS Technologies: A Simulation Framework.....477
Manuel Sellier, Jean-Michel Portal, Bertrand Borot, Steve Colquhoun, Richard Ferrant, Frédéric Boeuf, Alexis Farcy

Process Variation Characterization and Modeling of Nanoparticle Interconnects for Foldable Electronics.....483
Rasit Onur Topaloglu

A Simplified Model of Carbon Nanotube Transistor with Applications to Analog and Digital Design.....487
Saurabh Sinha, Asha Balijepalli, Yu Cao

Adaptive Branch and Bound Using SAT to Estimate False Crosstalk493
Murthy Palla, Jens Bargfrede, Klaus Koch, Walter Anheier, Rolf Drechsler

Minimum Shield Insertion on Full-Chip RLC Crosstalk Budgeting Routing499
Peng-Yang Hung, Ying-Shu Lou, Yih-Lang Li

Clock Skew Evaluation Considering Manufacturing Variability in Mesh-Style Clock Distribution	505
<i>Shinya Abe, Masanori Hashimoto, Takao Onoye</i>	
A Novel Cell-Based Heuristic Method for Leakage Reduction in Multi-Million Gate VLSI Designs	511
<i>Sandeep Gupta, Jaya Singh, Abhijit Roy</i>	
Study on the Si-Ge Nanowire MOSFETs with the Core-Shell Structure	516
<i>Yue Fu, Jin He, Feng Liu, Jie Feng, Chenyue Ma, Lining Zhang</i>	
Elastic Timing Scheme for Energy-Efficient and Robust Performance	522
<i>Rupak Samanta, Ganesh Venkataraman, Nimay Shah, Jiang Hu</i>	
Statistical Models and Frequency-Dependent Corner Models for Passive Devices	528
<i>Ning Lu</i>	
A Thermal-Friendly Load-Balancing Technique for Multi-Core Processors	534
<i>Enric Musoll</i>	
Analytical Model for the Propagation Delay of Through Silicon Vias	538
<i>DiaaEldin Khalil, Yehea Ismail, Muhammad Khellah, Tanay Karnik, Vivek De</i>	
Sampling Error Estimation in High-Speed Sampling Systems Introduced by the Presence of Phase Noise in the Sampling Clock	542
<i>Salam D. Marougi</i>	
A QoS Scheduler for Real-Time Embedded Systems	549
<i>David Matschulat, Cesar A.M. Marcon, Fabiano Hessel</i>	
FPGA-Based 1.2 GHz Bandwidth Digital Instantaneous Frequency Measurement Receiver	553
<i>James Helton, David M. Lin, James B.Y. Tsui</i>	
A Tunable Clock Buffer for Intra-die PVT Compensation in Single-Edge Clock (SEC) Distribution Networks	557
<i>Jeff Mueller, Resve Saleh</i>	
 EMBEDDED TUTORIAL 2D	
How to Determine Best DFM Practices	N/A
<i>Tom Jackson, Milind Weling</i>	
 EMBEDDED PANEL DISCUSSION 3D	
ESL 2.0- Is Anybody Using it 2.0?	N/A
<i>John Blyler</i>	

PLENARY SESSION 2P

SESSION MODERATOR: CHI-FOON CHAN, PRESIDENT AND COO, SYNOPSISYS

SESSION CO-CHAIRS:

LECH JOZWIAK, EINDHOVEN UNIVERSITY OF TECHNOLOGY

KRIS VERMA, SILICON VALLEY TECHNICAL INSTITUTE

Plenary Speech 2P1: Consumerization of Electronics and Nanometer Technologies: Implications for Manufacturing Test	563
<i>Sanjiv Taneja</i>	
Plenary Speech 2P2: Statistical Techniques to Achieve Robustness and Quality	564
<i>Chandu Visweswariah</i>	
Plenary Speech 2P3: The Greening of The SoC - How Electrical Engineers Will Save The World	565
<i>Rich Goldman</i>	

SESSION 4A: CO-DESIGN APPLICATIONS FOR IC PACKAGES

CHAIR: KAMESH GADEPALLY

CO-CHAIR: LALITHA IMMANENI

System-in-Package Technology: Opportunities and Challenges.....	567
<i>Anna Fontanelli</i>	
Printed Circuit Board Assembly Test Process and Design for Testability.....	572
<i>Thao Nguyen, Navid Rezvani</i>	
Fast Evaluation Method for Transient Hot Spots in VLSI ICs in Packages.....	578
<i>Je-Hyoung Park, Ali Shakouri, Sung-Mo Kang</i>	
An Implementation of Performance-Driven Block and I/O Placement for Chip-Package Codesign.....	582
<i>Ming-Fang Lai, Hung-Ming Chen</i>	
Techniques for Early Package Closure in System-in-Packages	586
<i>Santhosh Coimbatore Vaidyanathan, Amit Mangesh Brahme, Jairam Sukumar</i>	

EMBEDDED TUTORIAL 4B

Robust Design Methodologies	N/A
<i>Chris Nicklaw, Jens C. Michelsen</i>	

SESSION 4C: TOOLS AND INTERCONNECTS

CHAIR: FARZAN FALLAH

CO-CHAIR: SOROUSH ABBASPOUR

Fast Shape Optimization of Metallization Patterns for DMOS Based Driver	592
<i>Bo Yang, Shigetoshi Nakatake, Hiroshi Murata</i>	
MAISE: An Interconnect Simulation Engine for Timing and Noise Analysis.....	596
<i>Frank Liu, Peter Feldmann</i>	

Accelerating Clock Mesh Simulation Using Matrix-Level Macromodels and Dynamic Time Step Rounding	602
<i>Xiaoji Ye, Min Zhao, Rajendran Panda, Peng Li, Jiang Hu</i>	

SESSION 4D: SEQUENTIAL ANALYSIS, DEFECT MODELING, AND AT-SPEED TESTING

CHAIR: SREEJIT CHAKRAVARTY

CO-CHAIR: LI-C. WONG

Sequential Path Delay Fault Identification Using Encoded Delay Propagation Signatures	608
<i>Edward Flanigan, Arkan Abdulrahman, Spyros Tragoudas</i>	

2D Decomposition Sequential Equivalence Checking of System Level and RTL Descriptions	612
<i>Dan Zhu, Tun Li, Yang Guo, Si-kun Li</i>	

Automated Standard Cell Library Analysis for Improved Defect Modeling	618
<i>Jason G. Brown, R.D. (Shawn) Blanton</i>	

A Novel Automated Scan Chain Division Method for Shift and Capture Power Reduction in Broadside At-Speed Test	624
<i>Ho Fai Ko, Nicola Nicolici</i>	

LUNCHEON PANEL DISCUSSION LP

Statistical Design- Solutions Searching for Problems	N/A
<i>Michael Santarini</i>	

SESSION 5A: MODELING AND ANALYSIS IN PHYSICAL DESIGN

CHAIR: RAJEEV MARGAI

CO-CHAIR: MARTIN WONG

Finite-Point Gate Model for Fast Timing and Power Analysis	630
<i>Dinesh Ganesan, Alex Mitev, Janet Wang, Yu Cao</i>	

Noise-Aware On-Chip Power Grid Considerations Using a Statistical Approach	636
<i>Daniel A. Andersson, Lars J. Svensson, Per Larsson-Edefors</i>	

Simulation and Measurement of On-Chip Supply Noise in Multi-Gigabit I/O Interfaces	643
<i>Hai Lan, Ralf Schmitt, Chuck Yuan</i>	

Practical Clock Tree Robustness Signoff Metrics	649
<i>Anand Rajaram, Raguram Damodaran, Arjun Rajagopal</i>	

Hierarchical Soft Error Estimation Tool (HSEET)	653
<i>K. Ramakrishnan, R. Rajaraman, N. Vijaykrishnan, Y. Xie, M.J. Irwin, K. Unlu</i>	

SESSION 5B: EMERGING TECHNOLOGIES AND NOVEL APPLICATIONS

CHAIR: PAUL TONG

CO-CHAIR: BAO LIU

Design Margin Exploration of Spin-Torque Transfer RAM (SPRAM)	657
<i>Yiran Chen, Xiaobin Wang, Hai Li, Harry Liu, Dimitar V. Dimitrov</i>	

Investigating the Design, Performance, and Reliability of Multi-Walled Carbon Nanotube Interconnect	664
<i>Arthur Nieuwoudt, Yehia Massoud</i>	
Micropipeline-Based Asynchronous Design Methodology for Robust System Design Using Nanoscale Crossbar	670
<i>Rajat Subhra Chakraborty, Swarup Bhunia</i>	
Statistical Evaluation of Split Gate Opportunities for Improved 8T/6T Column-Decoupled SRAM Cell Yield	675
<i>Rouwaida Kanj, Rajiv Joshi, Keunwoo-Kim, Richard Williams, Sani Nassif</i>	
High Resolution Read-Out Circuit for DNA Label-Free Detection System	681
<i>Daniela De Venuto, Bruno Riccò</i>	

SESSION 5C: STATISTICAL TIMING
CHAIR: KEVIN BRELSFORD
CO-CHAIR: AZADEH DAVOODI

Fast and Accurate Statistical Static Timing Analysis with Skewed Process Parameter Variation	685
<i>Lin Xie, Azadeh Davoodi</i>	
Characterizing Intra-Die Spatial Correlation Using Spectral Density Method	691
<i>Qiang Fu, Wai-Shing Luk, Jun Tao, Changhao Yan, Xuan Zeng</i>	
Investigating the Impact of Fill Metal on Crosstalk-Induced Delay and Noise	697
<i>Arthur Nieuwoudt, Jamil Kawa, Yehia Massoud</i>	
Process-Variation Statistical Modeling for VLSI Timing Analysis	703
<i>Jui-Hsiang Liu, Jun-Kuei Zeng, Ai-Syuan Hong, Lumdo Chen, Charlie Chung Ping Chen</i>	
A Design Model for Random Process Variability	707
<i>Victoria Wang, Kanak Agarwal, Sani Nassif, Kevin Nowka, Dejan Markovic</i>	

SESSION 5D: MODERN PROCESSOR DESIGN
CHAIR: ARTHUR CHOJNACKI
CO-CHAIR: LECH JOZWIAK

A Scratch-Pad Memory Aware Dynamic Loop Scheduling Algorithm	711
<i>Ozcan Ozturk, Mahmut Kandemir, Sri Hari Krishna Narayanan</i>	
Amplifying Embedded System Efficiency via Automatic Instruction Fusion on a Post-Manufacturing Reconfigurable Architecture Platform	717
<i>Allen C. Cheng</i>	
Runtime Validation of Transactional Memory Systems	723
<i>Kaiyu Chen, Sharad Malik, Priyadarsan Patra</i>	
SEU Vulnerability of Multiprocessor Systems and Task Scheduling for Heterogeneous Multiprocessor Systems	730
<i>Makoto Sugihara</i>	

SESSION 6A: MODELING AND DESIGN OF RELIABLE CIRCUITS

CHAIR: XIN LI

CO-CHAIR: JOSE SILVA MATOS

Node Criticality Computation for Circuit Timing Analysis and Optimization under NBTI Effect	736
<i>Wenping Wang, Shengqi Yang, Yu Cao</i>	
An Asynchronous Circuit Design with Fast Forwarding Technique at Advanced Technology Node	742
<i>Chin-Khai Tang, Chun-Yen Lin, Yi-Chang Lu</i>	
Modeling of NBTI-Induced PMOS Degradation under Arbitrary Dynamic Temperature Variation	747
<i>Bin Zhang, Michael Orshansky</i>	
Reliability-Aware Optimization for DVS-Enabled Real-Time Embedded Systems	753
<i>Foad Dabiri, Navid Amini, Mahsan Rofouei, Majid Sarrafzadeh</i>	
A Basis for Formal Robustness Checking	757
<i>Goerschwin Fey, Rolf Drechsler</i>	

SESSION 6B: DESIGN FOR MANUFACTURING

CHAIR: JAY SIVAGNANAME

CO-CHAIR: JIANLIANG LI

Quantified Impacts of Guardband Reduction on Design Process Outcomes	763
<i>Kwangok Jeong, Andrew B. Kahng, Kambiz Samadi</i>	
Partitioning for Selective Flip-Flop Redundancy in Sequential Circuits	771
<i>Uthman Alsaari, Resve Saleh</i>	
A Root-Finding Method for Assessing SRAM Stability	777
<i>Rouwaida Kanj, Zhuo Li, Rajiv Joshi, Frank Liu, Sani Nassif</i>	
Cellwise OPC Based on Reduced Standard Cell Library	783
<i>Hailong Jiao, Lan Chen</i>	
On-Chip Process Variation Detection and Compensation Using Delay and Slew-Rate Monitoring Circuits	788
<i>Amlan Ghosh, Rahul M. Rao, Ching-Te Chuang, Richard B. Brown</i>	

SESSION 6C: STRUCTURAL TEST

CHAIR: RAMYANSHU DATTA

CO-CHAIR: GEORGE ALEXIOU

Interval Based X-Masking for Scan Compression Architectures	794
<i>Anshuman Chandra, Rohit Kapur</i>	
Two New Methods for Accurate Test Set Relaxation via Test Set Replacement	800
<i>Stelios Neophytou, Maria K. Michael</i>	
Embedded Deterministic Test Exploiting Care Bit Clustering and Seed Borrowing	805
<i>Adam B. Kinsman, Nicola Nicolici</i>	
A Built-in Test and Characterization Method for Circuit Marginality Related Failures	811
<i>Alodeep Sanyal, Sandip Kundu</i>	

On Chip Jitter Measurement through a High Accuracy TDC	817
<i>Akhil Garg, Prashant Dubey</i>	

SESSION 6D: ADVANCED DESIGN METHODOLOGIES

CHAIR: VAMSI SRIKANTAM

CO-CHAIR: VOLKAN KURSUN

Robust Analog Design for Automotive Applications by Design Centering with Safe Operating Areas	821
<i>Udo Sobe, Karl-Heinz Rooch, Andreas Ripp, Michael Pronath</i>	

Compact FinFET Memory Circuits with P-Type Data Access Transistors for Low Leakage and Robust Operation	828
<i>Sherif A. Tawfik, Volkan Kursun</i>	

Towards Uniform Temperature Distribution in SOI Circuits Using Carbon Nanotube Based Thermal Interconnect	834
<i>Yu Zhou, Somnath Paul, Swarup Bhunia</i>	

Statistic Analysis of Power/Ground Networks Using Single-Node SOR Method	840
<i>Zuying Luo, Sheldon X.-D. Tan</i>	

IPOSA: A Novel Slack Distribution Algorithm for Interconnect Power Optimization	846
<i>Xiang Qiu, Yuchun Ma, Xiangqing He, Xianlong Hong</i>	

ISQUED 2009 Call for Papers	850
--	-----

Author Index