9th International Symposium on Quality Electronic Design

(ISQUED 2008)

San Jose, California, USA
17-19 March 2008

IEEE Catalog Number: CFP08250-PRT
ISBN: 978-1-4244-3042-0

TABLE OF CONTENTS

VOLUME 1

TUTORIALS

ADVANCED TECHNOLOGY & DESIGN SOLUTIONS IN DESIGN FOR MANUFACTURING ERA
CHAIR AND MODERATOR: RAJIV JOSHI, IBM T.J. WATSON RESEARCH CENTER

Tutorial 1: The Promise of High-?/Metal Gates-From Electronic Transport Phenomena to Emerging Device/Circuit Applications 1
K. Maitra

Tutorial 2: Low Voltage Circuit Design Techniques for Sub-32nm Technologies 2
Chris Kim

Tutorial 3: Process Technology Development and New Design Opportunities in 3D Integration Technology 3
Robert E. Jones

Tutorial 4: Robust System Design in Scaled CMOS 4
Subhasis Mitra

Tutorial 5: Caches in the Many-Core Era: What Purpose Might eDRAM Serve? 5
Hillary Hunter

Tutorial 6: Enhancing Yield through Design for Manufacturability (DFM) 6
Praveen Elakkumanan

EVENING PANEL EP1

DFM: Is it Helping or Hurting? ..... N/A
Ron Wilson

PLENARY SESSION 1P

CHAIR AND MODERATOR: CHI-FOON CHAN, PRESIDENT AND COO, SYNOSYS
SESSION CHAIRS:
TANAY KARNIK, INTEL
KRIS VERMA, SILICON VALLEY TECHNICAL INSTITUTE

Plenary Speech 1P1: Shrinking time-to-market through global value chain integration 8
Drew Gude

Plenary Speech 1P2: Bounding the Endless Verification Loop.....9
Robert Hum

EMBEDDED TUTORIAL 1A

SOC Verification: Managing Early Design Feasibility Issues through System Physical Prototyping.....N/A
Matthew Ragget

SESSION PAPERS

SESSION 1B: POWER CONSCIOUS MEMORIES
CHAIR: DINESH SOMASEKHAR
CO-CHAIR: HAIBO WANG

A Radiation Hardened Nano-Power 8Mb SRAM in 130nm CMOS.....11
Mark Lysinger, Francois Jacquet, Mehdi Zamanian, David McClure, Philippe Roche, Naren Sahoo, John Russell

Error-Tolerant SRAM Design for Ultra-Low Power Standby Operation.....18
Huifang Qin, Animesh Kumar, Kannan Ramchandran, Jan Rabaey, Prakash Ishwar

Error Protected Data Bus Inversion Using Standard DRAM Components.....23
Maurzio Skerlj, Paolo Ienne

Process Variation Aware Bus-Coding Scheme for Delay Minimization in VLSI Interconnects.....31
Chittarsu Raghunandan, K.S. Sainarayanan, M.B. Srinivas

SESSION 1C: SPEED-UP AND TIMING OF INTEGRATED CIRCUITS
CHAIR: MASAHIRO FUJITA
CO-CHAIR: ANTONIO NUNEZ

Speed-Up of ASICs Derived from FPGAs by Transistor Network Synthesis Including Reordering.....35
Tiago Muller Gil Cardoso, Leomar Soares da Rosa Jr., Felipe de Souza Marques, Renato Perez Ribas, Andre Inacio Reis

Fast and Accurate Waveform Analysis with Current Source Models.....41
Vineeth Veetil, Dennis Sylvester, David Blaauw

An Efficient Method for Fast Delay and SI Calculation Using Current Source Models.....45
Xin Wang, Ali Kasnavi, Harold Levy

Adaptive Stochastic Collocation Method (ASCM) for Parameterized Statistical Timing Analysis with Quadratic Delay Model.....50
Yi Wang, Xuan Zeng, Jun Tao, Hengliang Zhu, Xu Luo, Changhao Yan, Wei Cai

SESSION 1D: SER AND NOISE TOLERANCE
CHAIR: KEITH BOWMAN
CO-CHAIR: YU CAO

Combinational Logic Circuit Protection Using Customized Error Detecting and Correcting Codes.....56
Avijit Dutta, Abhijit Jas

Output Remapping Technique for Soft-Error Rate Reduction in Critical Paths.....62
Qian Ding, Yu Wang, Hui Wang, Rong Luo, Huazhong Yang

IR Drop Reduction via a Flip-Flop Resynthesis Technique.....66
Jiun-Kuan Wu, Tsung-Yi Wu, Liang-Ying Lu, Kuang-Yao Chen

Noise Interaction Between Power Distribution Grids and Substrate.....72
Daniel A. Andersson, Simon Kristiansson, Lars J. Svensson, Per Larsson-Edefors, Kjell O. Jeppson

Luncheon Keynote Speech.....78
Antun Domic

SESSION 2A: ROBUST SRAM AND ANALOG CIRCUITS
CHAIR: MASANORI HASHIMOTO
CO-CHAIR: DAVID PAN

Fundamental Data Retention Limits in SRAM Standby—Experimental Results.....80
Animesh Kumar, Huifang Qin, Prakash Ishwar, Jan Rabaey, Kannan Ramchandran

Quality of a Bit (QoB): A New Concept in Dependable SRAM.....86
Hidehiro Fujiwara, Shunsuke Okumura, Yusuke Iguchi, Hiroki Noguchi, Yasuhiro Morita, Hiroshi Kawaguchi, Masahiko Yosimoto

Cache Design for Low Power and High Yield.....91
Baker Mohammad, Martin Saint-Laurent, Paul Bassett, Jacob Abraham

Projection-Based Piecewise-Linear Response Surface Modeling for Strongly Nonlinear VLSI Performance Variations.....96
Xin Li, Yu Cao

High Output Resistance and Wide Swing Voltage Charge Pump Circuit.....102
Tian Xia, Stephen Wyatt

SESSION 2B: POWER AND THERMAL MANAGEMENT
CHAIR: MARK BUDNIK
CO-CHAIR: SARMA VRUDHALA

Interconnect Signaling and Layout Optimization to Manage Thermal Effects Due to Self Heating in On-Chip Signal Buses.....106
Krishnan Sundaresan, Nihar R. Mahapatra

A Low-Power Double-Edge-Triggered Address Pointer Circuit for FIFO Memory Design.....111
Saravanan Ramamoorthy, Haibo Wang, Sarma Vrudhula

Minimizing Offset for Latching Voltage-Mode Sense Amplifiers for Sub-Threshold Operation.....115
Joseph F. Ryan, Benton H. Calhoun

Dependence of Minimum Operating Voltage (VDDmin) on Block Size of 90-nm CMOS Ring Oscillators and its Implications in Low Power DFM 121
Taro Niiyama, Piao Zhe, Koichi Ishida, Masami Murakata, Makoto Takamiya, Takayasu Sakurai

Accurate Temperature Estimation for Efficient Thermal Management 125
Shervin Sharifi, ChunChen Liu, Tajana Simunic Rosing

SESSION 2C: PROCESS VARIATIONS
CHAIR: MURAT BECERR
CO-CHAIR: HE JIN

Process Variation Aware Timing Optimization through Transistor Sizing in Dynamic CMOS Logic 131
Kumar Yelamarthi, Chien-In Henry Chen

Compact Variation-Aware Standard Cell Models for Timing Analysis - Complexity and Accuracy Analysis 136
Seyed-Abdollah Aftabjahani, Linda S. Milor

A Statistical Characterization of CMOS Process Fluctuations in Subthreshold Current Mirrors 140
Lei Zhang, Zhiping Yu, Xiangqing He

Robust Estimation of Timing Yield with Partial Statistical Information on Process Variations 144
Lin Xie, Azadeh Davoodi

Variation Aware Spline Center and Range Modeling for Analog Circuit Performance 150
Shubhankar Basu, Balaji Kommineni, Ranga Vemuri

SESSION 3A: SYSTEM AND CIRCUIT SYNTHESIS
CHAIR: SAO-JIE CHEN
CO-CHAIR: FADI KURDAHI

High-Quality Circuit Synthesis for Modern Technologies 156
Lech Jozwiak, Artur Chojnacki, Aleksander Slusarczyk

ILP Based Gate Leakage Optimization Using DKCMOS Library during RTL Synthesis 162
Saraju P. Mohanty

Improving the Efficiency of Power Management Techniques by Using Bayesian Classification 166
Hwisung Jung, Massoud Pedram

An On-Demand Test Triggering Mechanism for NoC-Based Safety-Critical Systems 172
Jason D. Lee, Nikhil Gupta, Praveen S. Bhojwani, Rabi N. Mahapatra

Constant Rate Dataflow Model with Intermediate Ports for Efficient Code Synthesis with Top-Down Design and Dynamic Behavior 178
Hyunok Oh

SESSION 3B: PROCESS, CHARACTERIZATION, AND TEMPERATURE-AWARE DESIGN
CHAIR: JAMES LEI
CO-CHAIR: ANTONIO NUNEZ

Thermal-Aware IR Drop Analysis in Large Power Grid 182
Yu Zhong, Martin D.F. Wong

A Methodology for Characterization of Large Macro Cells and IP Blocks Considering Process Variations 188
Amit Goel, Sarma Vrudhula, Feroze Taraporevala, Praveen Ghanta

Investigation of Process Impact on Soft Error Susceptibility of Nanometric SRAMs Using a Compact Critical Charge Model 195
Shah M. Jahinuzzaman, Mohammad Sharifkhani, Manoj Sachdev

Characterization of Standard Cells for Intra-Cell Mismatch Variations 201
Savithri Sundareswaran, Jacob A. Abraham, Alexandre Ardelea, Rajendran Panda

Full-Chip Leakage Verification for Manufacturing Considering Process Variations 208
Tao Li, Zhiping Yu

SESSION 3C: PROCESSOR TEST VERIFICATION/DELAY DIAGNOSIS
CHAIR: TAO FENG
CO-CHAIR: PATRA PRIYADARSHAN

Processor Verification with hwBugHunt 212
Sangeetha Sudhakrishnan, Liying Su, Jose Renau

Enhancing the Testability of RTL Designs Using Efficiently Synthesized Assertions 218
Mohammad Reza Kakoee, Mohammad Riazati, Siamak Mohammadi

Efficient Selection of Observation Points for Functional Tests 224
Jian Kang, Sharad C. Seth, Yi-Shing Chang, Vijay Gangaram

A Novel Test Generation Methodology for Adaptive Diagnosis 230
Rajsekhar Adapa, Edward Flanigan, Spyros Tragoudas

Timing-Aware Multiple-Delay-Fault Diagnosis 234
Vishal J. Mehta, Malgorzata Marek-Sadowska, Kun-Han Tsai, Janusz Rajski

EMBEDDED TECHNICAL SESSIONS

SESSION 1E
CHAIR: HE JIN
CO-CHAIR: MIROSLAV VELEV

A Dual Oxide CMOS Universal Voltage Converter for Power Management in Multi-VDD SoCs 242
Dhruva Ghai, Saraju P. Mohanty, Elias Kougianos

Dominant Substrate Noise Coupling Mechanism for Multiple Switching Gates 246
Emre Salman, Eby G. Friedman, Radu M. Secareanu, Olin L. Hartin

A Statistic-Based Approach to Testability Analysis 252
Chuang-Chi Chiou, Chun-Yao Wang, Yung-Chih Chen

Generic Carrier-Based Core Model for Four-Terminal Double-Gate MOSFET Valid for Symmetric, Asymmetric, SOI, and Independent Gate Operation Modes 256
Feng Liu, Jin He, Yue Fu, Jinhua Hu, Wei Bian, Yan Song, Xing Zhang, Mansun Chan

On the Feasibility of Obtaining a Globally Optimal Floorplanning for an L-shaped Layout Problem 262
Tsu-Shuan Chang, Manish Kumar, Teng S. Moh, Chung-Li Tseng

Architecting for Physical Verification Performance and Scaling 268
John Ferguson, Robert Todd

Efficient Thermal Aware Placement Approach Integrated with 3D DCT Placement Algorithm 274
Haixia Yan, Qiang Zhou, Xianlong Hong

CMOS Based Low Cost Temperature Sensor 278
Neehar Jandhyala, Lili He, Morris Jones

An SSO Based Methodology for EM Emission Estimation from SoCs 282
S. Jairam, S.M. Stalin, Jean-Yves Oberle, H. Udayakumar

Fast Timing Update under the Effect of IR Drop 286
Muzhou Shao

Statistical Data Stability and Leakage Evaluation of FinFET SRAM Cells with Dynamic Threshold Voltage Tuning under Process Parameter Fluctuations 290
Zhiyu Liu, Sherif A. Tawfik, Volkan Kursun

Characterization of New Static Independent-Gate-Biased FinFET Latches and Flip-Flops under Process Variations 296
Sherif A. Tawfik, Volkan Kursun

A Low Energy Two-Step Successive Approximation Algorithm for ADC Design 302
Ricky Yiu-kee Choi, Chi-ying Tsui

Automated Specific Instruction Customization Methodology for Multimedia Processor Acceleration 306
Kang Zhao, Jinian Bian, Sheqin Dong, Yang Song, Satoshi Goto

SESSION 2E
CHAIR: JAYANTA BHADRA
CO-CHAIR: SYED M. ALAM

Process Variability Analysis in DSM Through Statistical Simulations and its Implications to Design Methodologies 310
Srinivasa R STG, Jandhyala Srivatsava, Narahari Tondamuthuru R

Parasitic Aware Process Variation Tolerant Voltage Controlled Oscillator (VCO) Design 315
Dhruva Ghai, Saraju P. Mohanty, Elias Kougianos

Evaluation of the PTSI Crosstalk Noise Analysis Tool and Development of an Automated Spice Correlation Suite to Enable Accuracy Validation 319
C.R. Venugopal, Prasanth Soraiyur, Jagannath Rao

Hotspot Based Yield Prediction with Consideration of Correlations 323
Qing Su, Charles Chiang, Jamil Kawa

A Randomized Greedy Algorithm for the Pattern Fill Problem for DFM Applications 329
Maharaj Mukherjee, Kanad Chakraborty

A Passive 915 MHz UHF RFID Tag 333
José C.S. Palma, César Marcon, Fabiano Hessel, Eduardo Bezerra, Guilherme Rohde, Luciano Azevedo, Carlos Reif, Carolina Metzler

Crosstalk Noise Variation Assessment and Analysis for the Worst Process Corner 337
Jae-Seok Yang, Andrew R. Neureuther

DFM Based Detailed Routing Algorithm for ECP and CMP 342
Yin Shen, Yici Cai, Qiang Zhou, Xianlong Hong

Instruction Scheduling for Variation-Originated Variable Latencies 346
Toshinori Sato, Shingo Watanabe

Hotspot Prevention Using CMP Model in Design Implementation Flow 350
Norma Rodriguez, Li Song, Shishir Shroff, Kuang Han Chen, Taber Smith, Wilbur Luo

The Statistical Failure Analysis for the Design of Robust SRAM in Nano-Scale Era 354
Young-Gu Kim, Soo-Hwan Kim, Hoon Lim, Sanghoon Lee, Keun-Ho Lee, Young-Kwan Park, Moon-Hyun Yoo

Computation of Waveform Sensitivity Using Geometric Transforms for SSTA 358
Ratnakar Goyal, Harindranath Parameswaran, Sachin Shrivastava

On Efficient and Robust Constraint Generation for Practical Layout Legalization 364
Sambuddha Bhattacharya, Shabbir H. Batterywala, Subramanian Rajagopalan, Hi-Keung Tony Ma, Narendra V. Shenoy

Feedback-Switch Logic (FSL): A High-Speed Low-Power Differential Dynamic-Like Static CMOS Circuit Family 370
Charbel J. Akl, Magdy A. Bayoumi

Analysis of System-Level Reliability Factors and Implications on Real-Time Monitoring Methods for Oxide Breakdown Device Failures 376
Eric Karl, Dennis Sylvester, David Blaauw

Characterizing the Impact of Substrate Noise on High-Speed Flash ADCs 381
Parastoo Nikaeen, Boris Murmann, Robert W. Dutton

Analytical Noise-Rejection Model Based on Short Channel MOSFET 386
Vinay Jain, Payman Zarkesh-Ha

A High-Performance Bus Architecture for Strongly Coupled Interconnects 392
Michael N. Skoufis, Kedar Karmarkar, Themistoklis Haniotakis, Spyros Tragoudas

A Fully-Integrated 2.4 GHz Mismatch-Controllable RF Front-end Test Platform in 0.18µm CMOS 396
Zahra Sadat Ebadi, Resve Saleh

A Holistic Approach to SoC Verification 402
Alicia Strang, David Potts, Shankar Hemmady

A Robust and Efficient Pre-Silicon Validation Environment for Mixed-Signal Circuits on Intel's Test Chips 408
Nathaniel August

Hybrid Integration of Bandgap Reference Circuits Using Silicon ICs and Germanium Devices 414
Jae Wook Kim, Boris Murmann, Robert Dutton

Verification of IP-Core Based SoC's 418
Anil Deshpande

Innovative Test Solutions for Pin-Limited Microcontrollers 422
Matthew G. Stout, Kenneth P. Tumin

VOLUME 2

XStatic: A Simulation Based ESD Verification and Debug Environment 426
Ganesh R. Shamnur, Rajesh R. Berigei

Statistical Crosstalk Noise Analysis Using First Order Parameterized Approach for Aggressor Grouping 430
Sachin Shrivastava, Harindranath Parameswaran

SESSION 3E
CHAIR: ANDRE REIS
CO-CHAIR: ANAND IYER

Cell Swapping Based Migration Methodology for Analog and Custom Layouts 435
Shabbir H. Batterywala, Sambuddha Bhattacharya, Subramanian Rajagopalan, Hi-Keung Tony Ma, Narendra V. Shenoy

A Knowledge-Based Tool for Generating and Verifying Hardware-Ready Embedded Memory Models 441
Paul Pao-Fang Cheng

System Verilog for Quality of Results (QoR) 445
Ravi Surepeddi

Power Delivery System: Sufficiency, Efficiency, and Stability 450
Zhen Mu

Thermal Aware Global Routing of VLSI Chips for Enhanced Reliability 455
Aseem Gupta, Nikil D. Dutt, Fadi J. Kurdahi, Kamal S. Khouri, Magdy S. Abadir

Clock Skew Analysis via Vector Fitting in Frequency Domain 461
Ling Zhang, Wenjian Yu, Haikun Zhu, Wanping Zhang, Chung-Kuan Cheng

An Approach for a Comprehensive QA Methodology for the PDKs 465
Sridhar Joshi, Ravi Perumal, Kamesh Gadepally, Mark Young

Strategies for Quality CAD PDKs 469
Kamesh V. Gadepally, Mark Young, James Lin, Andy Franklin, Ravi Perumal, Sridhar Joshi

Variability Analysis for sub-100nm PD/SOI Sense-Amplifier 473
Saibal Mukhopadhyay, Rajiv V. Joshi, Keunwoo Kim, Ching-Te Chuang

Predictive Delay Evaluation on Emerging CMOS Technologies: A Simulation Framework 477
Manuel Sellier, Jean-Michel Portal, Bertrand Borot, Steve Colquhoun, Richard Ferrant, Frédéric Boeuf, Alexis Farcy

Process Variation Characterization and Modeling of Nanoparticle Interconnects for Foldable Electronics 483
Rasit Onur Topaloglu

A Simplified Model of Carbon Nanotube Transistor with Applications to Analog and Digital Design 487
Saurabh Sinha, Asha Balijepalli, Yu Cao

Adaptive Branch and Bound Using SAT to Estimate False Crosstalk 493
Murthy Palla, Jens Bargfrede, Klaus Koch, Walter Anheier, Rolf Drechsler

Minimum Shield Insertion on Full-Chip RLC Crosstalk Budgeting Routing 499
Peng-Yang Hung, Ying-Shu Lou, Yih-Lang Li

Clock Skew Evaluation Considering Manufacturing Variability in Mesh-Style Clock Distribution.....505
Shinya Abe, Masanori Hashimoto, Takao Onoye

A Novel Cell-Based Heuristic Method for Leakage Reduction in Multi-Million Gate VLSI Designs.....511
Sandeep Gupta, Jaya Singh, Abhijit Roy

Study on the Si-Ge Nanowire MOSFETs with the Core-Shell Structure.....516
Yue Fu, Jin He, Feng Liu, Jie Feng, Chenyue Ma, Lining Zhang

Elastic Timing Scheme for Energy-Efficient and Robust Performance.....522
Rupak Samanta, Ganesh Venkataraman, Nimay Shah, Jiang Hu

Statistical Models and Frequency-Dependent Corner Models for Passive Devices.....528
Ning Lu

A Thermal-Friendly Load-Balancing Technique for Multi-Core Processors.....534
Enric Musoll

Analytical Model for the Propagation Delay of Through Silicon Vias.....538
DiaaEldin Khalil, Yehea Ismail, Muhammad Khellah, Tanay Karnik, Vivek De

Sampling Error Estimation in High-Speed Sampling Systems Introduced by the Presence of Phase Noise in the Sampling Clock.....542
Salam D. Marougi

A QoS Scheduler for Real-Time Embedded Systems.....549
David Matschulat, Cesar A.M. Marcon, Fabiano Hessel

FPGA-Based 1.2 GHz Bandwidth Digital Instantaneous Frequency Measurement Receiver.....553
James Helton, David M. Lin, James B.Y. Tsui

A Tunable Clock Buffer for Intra-die PVT Compensation in Single-Edge Clock (SEC) Distribution Networks.....557
Jeff Mueller, Resve Saleh

EMBEDDED TUTORIAL 2D

How to Determine Best DFM Practices.....N/A
Tom Jackson, Milind Weling

EMBEDDED PANEL DISCUSSION 3D

ESL 2.0- Is Anybody Using it 2.0?.....N/A
John Blyler

PLENARY SESSION 2P

SESSION MODERATOR: CHI-FOON CHAN, PRESIDENT AND COO, SYNOPSYS
SESSION CO-CHAIRS:
LECH JOZWIAK, EINDHOVEN UNIVERSITY OF TECHNOLOGY
KRIS VERMA, SILICON VALLEY TECHNICAL INSTITUTE

Plenary Speech 2P1: Consumerization of Electronics and Nanometer Technologies: Implications for Manufacturing Test 563
Sanjiv Taneja

Plenary Speech 2P2: Statistical Techniques to Achieve Robustness and Quality 564
Chandu Visweswariah

Plenary Speech 2P3: The Greening of The SoC - How Electrical Engineers Will Save The World 565
Rich Goldman

SESSION 4A: CO-DESIGN APPLICATIONS FOR IC PACKAGES
CHAIR: KAMESH GADEPALLY
CO-CHAIR: LALITHA IMMANENI

System-in-Package Technology: Opportunities and Challenges 567
Anna Fontanelli

Printed Circuit Board Assembly Test Process and Design for Testability 572
Thao Nguyen, Navid Rezvani

Fast Evaluation Method for Transient Hot Spots in VLSI ICs in Packages 578
Je-Hyoung Park, Ali Shakouri, Sung-Mo Kang

An Implementation of Performance-Driven Block and I/O Placement for Chip-Package Codesign 582
Ming-Fang Lai, Hung-Ming Chen

Techniques for Early Package Closure in System-in-Packages 586
Santhosh Coimbatore Vaidyanathan, Amit Mangesh Brahme, Jairam Sukumar

EMBEDDED TUTORIAL 4B

Robust Design Methodologies ..... N/A
Chris Nicklaw, Jens C. Michelsen

SESSION 4C: TOOLS AND INTERCONNECTS
CHAIR: FARZAN FALLAH
CO-CHAIR: SOROUSH ABBASPOUR

Fast Shape Optimization of Metallization Patterns for DMOS Based Driver 592
Bo Yang, Shigetoshi Nakatake, Hiroshi Murata

MAISE: An Interconnect Simulation Engine for Timing and Noise Analysis 596
Frank Liu, Peter Feldmann

Accelerating Clock Mesh Simulation Using Matrix-Level Macromodels and Dynamic Time Step Rounding 602
Xiaoji Ye, Min Zhao, Rajendran Panda, Peng Li, Jiang Hu

SESSION 4D: SEQUENTIAL ANALYSIS, DEFECT MODELING, AND AT-SPEED TESTING
CHAIR: SREEJIT CHAKRAVARTY
CO-CHAIR: LI-C. WONG

Sequential Path Delay Fault Identification Using Encoded Delay Propagation Signatures 608
Edward Flanigan, Arkan Abdulrahman, Spyros Tragoudas

2D Decomposition Sequential Equivalence Checking of System Level and RTL Descriptions 612
Dan Zhu, Tun Li, Yang Guo, Si-kun Li

Automated Standard Cell Library Analysis for Improved Defect Modeling 618
Jason G. Brown, R.D. (Shawn) Blanton

A Novel Automated Scan Chain Division Method for Shift and Capture Power Reduction in Broadside At-Speed Test 624
Ho Fai Ko, Nicola Nicolici

LUNCHEON PANEL DISCUSSION LP

Statistical Design- Solutions Searching for Problems ..... N/A
Michael Santarini

SESSION 5A: MODELING AND ANALYSIS IN PHYSICAL DESIGN
CHAIR: RAJEEV MARGAI
CO-CHAIR: MARTIN WONG

Finite-Point Gate Model for Fast Timing and Power Analysis 630
Dinesh Ganesan, Alex Mitev, Janet Wang, Yu Cao

Noise-Aware On-Chip Power Grid Considerations Using a Statistical Approach 636
Daniel A. Andersson, Lars J. Svensson, Per Larsson-Edefors

Simulation and Measurement of On-Chip Supply Noise in Multi-Gigabit I/O Interfaces 643
Hai Lan, Ralf Schmitt, Chuck Yuan

Practical Clock Tree Robustness Signoff Metrics 649
Anand Rajaram, Raguram Damodaran, Arjun Rajagopal

Hierarchical Soft Error Estimation Tool (HSEET) 653
K. Ramakrishnan, R. Rajaraman, N. Vijaykrishnan, Y. Xie, M.J. Irwin, K. Unlu

SESSION 5B: EMERGING TECHNOLOGIES AND NOVEL APPLICATIONS
CHAIR: PAUL TONG
CO-CHAIR: BAO LIU

Design Margin Exploration of Spin-Torque Transfer RAM (SPRAM) 657
Yiran Chen, Xiaobin Wang, Hai Li, Harry Liu, Dimitar V. Dimitrov

Investigating the Design, Performance, and Reliability of Multi-Walled Carbon Nanotube Interconnect 664
Arthur Nieuwoudt, Yehia Massoud

Micropipeline-Based Asynchronous Design Methodology for Robust System Design Using Nanoscale Crossbar 670
Rajat Subhra Chakraborty, Swarup Bhunia

Statistical Evaluation of Split Gate Opportunities for Improved 8T/6T Column-Decoupled SRAM Cell Yield 675
Rouwaida Kanj, Rajiv Joshi, Keunwoo-Kim, Richard Williams, Sani Nassif

High Resolution Read-Out Circuit for DNA Label-Free Detection System 681
Daniela De Venuto, Bruno Riccò

SESSION 5C: STATISTICAL TIMING
CHAIR: KEVIN BRELSFORD
CO-CHAIR: AZADEH DAVOODI

Fast and Accurate Statistical Static Timing Analysis with Skewed Process Parameter Variation 685
Lin Xie, Azadeh Davoodi

Characterizing Intra-Die Spatial Correlation Using Spectral Density Method 691
Qiang Fu, Wai-Shing Luk, Jun Tao, Changhao Yan, Xuan Zeng

Investigating the Impact of Fill Metal on Crosstalk-Induced Delay and Noise 697
Arthur Nieuwoudt, Jamil Kawa, Yehia Massoud

Process-Variation Statistical Modeling for VLSI Timing Analysis 703
Jui-Hsiang Liu, Jun-Kuei Zeng, Ai-Syuan Hong, Lumdo Chen, Charlie Chung Ping Chen

A Design Model for Random Process Variability 707
Victoria Wang, Kanak Agarwal, Sani Nassif, Kevin Nowka, Dejan Markovic

SESSION 5D: MODERN PROCESSOR DESIGN
CHAIR: ARTHUR CHOJNACKI
CO-CHAIR: LECH JOZWIAK

A Scratch-Pad Memory Aware Dynamic Loop Scheduling Algorithm 711
Ozcan Ozturk, Mahmut Kandemir, Sri Hari Krishna Narayanan

Amplifying Embedded System Efficiency via Automatic Instruction Fusion on a Post-Manufacturing Reconfigurable Architecture Platform 717
Allen C. Cheng

Runtime Validation of Transactional Memory Systems 723
Kaiyu Chen, Sharad Malik, Priyadarsan Patra

SEU Vulnerability of Multiprocessor Systems and Task Scheduling for Heterogeneous Multiprocessor Systems 730
Makoto Sugihara

SESSION 6A: MODELING AND DESIGN OF RELIABLE CIRCUITS
CHAIR: XIN LI
CO-CHAIR: JOSE SILVA MATOS

Node Criticality Computation for Circuit Timing Analysis and Optimization under NBTI Effect 736
Wenping Wang, Shengqi Yang, Yu Cao

An Asynchronous Circuit Design with Fast Forwarding Technique at Advanced Technology Node 742
Chin-Khai Tang, Chun-Yen Lin, Yi-Chang Lu

Modeling of NBTI-Induced PMOS Degradation under Arbitrary Dynamic Temperature Variation 747
Bin Zhang, Michael Orshansky

Reliability-Aware Optimization for DVS-Enabled Real-Time Embedded Systems 753
Foad Dabiri, Navid Amini, Mahsan Rofouei, Majid Sarrafzadeh

A Basis for Formal Robustness Checking 757
Goerschwin Fey, Rolf Drechsler

SESSION 6B: DESIGN FOR MANUFACTURING
CHAIR: JAY SIVAGNANAME
CO-CHAIR: JIANLIANG LI

Quantified Impacts of Guardband Reduction on Design Process Outcomes 763
Kwangok Jeong, Andrew B. Kahng, Kambiz Samadi

Partitioning for Selective Flip-Flop Redundancy in Sequential Circuits 771
Uthman Alsaiari, Resve Saleh

A Root-Finding Method for Assessing SRAM Stability 777
Rouwaida Kanj, Zhuo Li, Rajiv Joshi, Frank Liu, Sani Nassif

Cellwise OPC Based on Reduced Standard Cell Library 783
Hailong Jiao, Lan Chen

On-Chip Process Variation Detection and Compensation Using Delay and Slew-Rate Monitoring Circuits 788
Amlan Ghosh, Rahul M. Rao, Ching-Te Chuang, Richard B. Brown

SESSION 6C: STRUCTURAL TEST
CHAIR: RAMYANSHU DATTA
CO-CHAIR: GEORGE ALEXIOU

Interval Based X-Masking for Scan Compression Architectures 794
Anshuman Chandra, Rohit Kapur

Two New Methods for Accurate Test Set Relaxation via Test Set Replacement 800
Stelios Neophytou, Maria K. Michael

Embedded Deterministic Test Exploiting Care Bit Clustering and Seed Borrowing 805
Adam B. Kinsman, Nicola Nicolici

A Built-in Test and Characterization Method for Circuit Marginality Related Failures 811
Alodeep Sanyal, Sandip Kundu

On Chip Jitter Measurement through a High Accuracy TDC.....817
Akhil Garg, Prashant Dubey

SESSION 6D: ADVANCED DESIGN METHODOLOGIES
CHAIR: VAMSI SRIKANTAM
CO-CHAIR: VOLKAN KURSUN

Robust Analog Design for Automotive Applications by Design Centering with Safe Operating Areas.....821
Udo Sobe, Karl-Heinz Rooch, Andreas Ripp, Michael Pronath

Compact FinFET Memory Circuits with P-Type Data Access Transistors for Low Leakage and Robust Operation.....828
Sherif A. Tawfik, Volkan Kursun

Towards Uniform Temperature Distribution in SOI Circuits Using Carbon Nanotube Based Thermal Interconnect.....834
Yu Zhou, Somnath Paul, Swarup Bhunia

Statistic Analysis of Power/Ground Networks Using Single-Node SOR Method.....840
Zuying Luo, Sheldon X.-D. Tan

IPOSA: A Novel Slack Distribution Algorithm for Interconnect Power Optimization.....846
Xiang Qiu, Yuchun Ma, Xiangqing He, Xianlong Hong

ISQUED 2009 Call for Papers.....850

Author Index