

# **9<sup>th</sup> International Symposium on Quality Electronic Design (ISQUED 2008)**

**San Jose, California, USA  
17-19 March 2008**



**IEEE Catalog Number: CFP08250-PRT  
ISBN: 978-1-4244-3042-0**

## TABLE OF CONTENTS

### VOLUME 1

#### TUTORIALS

**ADVANCED TECHNOLOGY & DESIGN SOLUTIONS IN DESIGN FOR  
MANUFACTURING ERA**  
**CHAIR AND MODERATOR: RAJIV JOSHI, IBM T.J. WATSON RESEARCH  
CENTER**

<b>Tutorial 1: The Promise of High-?/Metal Gates-From Electronic Transport Phenomena to Emerging Device/Circuit Applications.....</b>	1
<i>K. Maitra</i>	
<b>Tutorial 2: Low Voltage Circuit Design Techniques for Sub-32nm Technologies .....</b>	2
<i>Chris Kim</i>	
<b>Tutorial 3: Process Technology Development and New Design Opportunities in 3D Integration Technology.....</b>	3
<i>Robert E. Jones</i>	
<b>Tutorial 4: Robust System Design in Scaled CMOS .....</b>	4
<i>Subhasis Mitra</i>	
<b>Tutorial 5: Caches in the Many-Core Era: What Purpose Might eDRAM Serve? .....</b>	5
<i>Hillary Hunter</i>	
<b>Tutorial 6: Enhancing Yield through Design for Manufacturability (DFM).....</b>	6
<i>Praveen Elakkumanan</i>	

#### EVENING PANEL EP1

<b>DFM: Is it Helping or Hurting? .....</b>	N/A
<i>Ron Wilson</i>	

#### PLENARY SESSION 1P

**CHAIR AND MODERATOR: CHI-FOON CHAN, PRESIDENT AND COO,  
SYNOSYS**

**SESSION CHAIRS:  
TANAY KARNIK, INTEL  
KRIS VERMA, SILICON VALLEY TECHNICAL INSTITUTE**

<b>Plenary Speech 1P1: Shrinking time-to-market through global value chain integration.....</b>	8
<i>Drew Gude</i>	

<b>Plenary Speech 1P2: Bounding the Endless Verification Loop.....</b>	9
<i>Robert Hum</i>	

## EMBEDDED TUTORIAL 1A

<b>SOC Verification: Managing Early Design Feasibility Issues through System Physical Prototyping .....</b>	N/A
<i>Matthew Ragget</i>	

## SESSION PAPERS

### SESSION 1B: POWER CONSCIOUS MEMORIES

**CHAIR: DINESH SOMASEKHAR**

**CO-CHAIR: HAIBO WANG**

<b>A Radiation Hardened Nano-Power 8Mb SRAM in 130nm CMOS.....</b>	11
<i>Mark Lysinger, Francois Jacquet, Mehdi Zamanian, David McClure, Philippe Roche, Naren Sahoo, John Russell</i>	
<b>Error-Tolerant SRAM Design for Ultra-Low Power Standby Operation .....</b>	18
<i>Huifang Qin, Animesh Kumar, Kannan Ramchandran, Jan Rabaey, Prakash Ishwar</i>	
<b>Error Protected Data Bus Inversion Using Standard DRAM Components .....</b>	23
<i>Maurizio Skerlj, Paolo Benne</i>	
<b>Process Variation Aware Bus-Coding Scheme for Delay Minimization in VLSI Interconnects .....</b>	31
<i>Chittarsu Raghunandan, K.S. Sainarayanan, M.B. Srinivas</i>	

### SESSION 1C: SPEED-UP AND TIMING OF INTEGRATED CIRCUITS

**CHAIR: MASAHIRO FUJITA**

**CO-CHAIR: ANTONIO NUNEZ**

<b>Speed-Up of ASICs Derived from FPGAs by Transistor Network Synthesis Including Reordering .....</b>	35
<i>Tiago Muller Gil Cardoso, Leomar Soares da Rosa Jr., Felipe de Souza Marques, Renato Perez Ribas, Andre Inacio Reis</i>	
<b>Fast and Accurate Waveform Analysis with Current Source Models.....</b>	41
<i>Vineeth Veetil, Dennis Sylvester, David Blaauw</i>	
<b>An Efficient Method for Fast Delay and SI Calculation Using Current Source Models .....</b>	45
<i>Xin Wang, Ali Kasnavi, Harold Levy</i>	
<b>Adaptive Stochastic Collocation Method (ASCM) for Parameterized Statistical Timing Analysis with Quadratic Delay Model.....</b>	50
<i>Yi Wang, Xuan Zeng, Jun Tao, Hengliang Zhu, Xu Luo, Changhao Yan, Wei Cai</i>	

**SESSION 1D: SER AND NOISE TOLERANCE**  
**CHAIR: KEITH BOWMAN**  
**CO-CHAIR: YU CAO**

<b>Combinational Logic Circuit Protection Using Customized Error Detecting and Correcting Codes.....</b>	<b>56</b>
<i>Avijit Dutta, Abhijit Jas</i>	
<b>Output Remapping Technique for Soft-Error Rate Reduction in Critical Paths .....</b>	<b>62</b>
<i>Qian Ding, Yu Wang, Hui Wang, Rong Luo, Huazhong Yang</i>	
<b>IR Drop Reduction via a Flip-Flop Resynthesis Technique .....</b>	<b>66</b>
<i>Jiun-Kuan Wu, Tsung-Yi Wu, Liang-Ying Lu, Kuang-Yao Chen</i>	
<b>Noise Interaction Between Power Distribution Grids and Substrate .....</b>	<b>72</b>
<i>Daniel A. Andersson, Simon Kristiansson, Lars J. Svensson, Per Larsson-Edefors, Kjell O. Jeppson</i>	
<b>Luncheon Keynote Speech.....</b>	<b>78</b>
<i>Antun Domic</i>	

**SESSION 2A: ROBUST SRAM AND ANALOG CIRCUITS**  
**CHAIR: MASANORI HASHIMOTO**  
**CO-CHAIR: DAVID PAN**

<b>Fundamental Data Retention Limits in SRAM Standby—Experimental Results.....</b>	<b>80</b>
<i>Animesh Kumar, Huirang Qin, Prakash Ishwar, Jan Rabaey, Kannan Ramchandran</i>	
<b>Quality of a Bit (QoB): A New Concept in Dependable SRAM .....</b>	<b>86</b>
<i>Hidehiro Fujiwara, Shunsuke Okumura, Yusuke Iguchi, Hiroki Noguchi, Yasuhiro Morita, Hiroshi Kawaguchi, Masahiko Yosimoto</i>	
<b>Cache Design for Low Power and High Yield .....</b>	<b>91</b>
<i>Baker Mohammad, Martin Saint-Laurent, Paul Bassett, Jacob Abraham</i>	
<b>Projection-Based Piecewise-Linear Response Surface Modeling for Strongly Nonlinear VLSI Performance Variations .....</b>	<b>96</b>
<i>Xin Li, Yu Cao</i>	
<b>High Output Resistance and Wide Swing Voltage Charge Pump Circuit .....</b>	<b>102</b>
<i>Tian Xia, Stephen Wyatt</i>	

**SESSION 2B: POWER AND THERMAL MANAGEMENT**  
**CHAIR: MARK BUDNIK**  
**CO-CHAIR: SARMA VRUDHALA**

<b>Interconnect Signaling and Layout Optimization to Manage Thermal Effects Due to Self Heating in On-Chip Signal Buses .....</b>	<b>106</b>
<i>Krishnan Sundaresan, Nihar R. Mahapatra</i>	
<b>A Low-Power Double-Edge-Triggered Address Pointer Circuit for FIFO Memory Design.....</b>	<b>111</b>
<i>Saravanan Ramamoorthy, Haibo Wang, Sarma Vrudhula</i>	
<b>Minimizing Offset for Latching Voltage-Mode Sense Amplifiers for Sub-Threshold Operation .....</b>	<b>115</b>
<i>Joseph F. Ryan, Benton H. Calhoun</i>	

<b>Dependence of Minimum Operating Voltage (VDDmin) on Block Size of 90-nm CMOS Ring Oscillators and its Implications in Low Power DFM.....</b>	121
---	-----

*Taro Niyyama, Piao Zhe, Koichi Ishida, Masami Murakata, Makoto Takamiya, Takayasu Sakurai*

<b>Accurate Temperature Estimation for Efficient Thermal Management.....</b>	125
--	-----

*Shervin Sharifi, ChunChen Liu, Tajana Simunic Rosing*

## SESSION 2C: PROCESS VARIATIONS

**CHAIR: MURAT BECERR**

**CO-CHAIR: HE JIN**

<b>Process Variation Aware Timing Optimization through Transistor Sizing in Dynamic CMOS Logic .....</b>	131
--	-----

*Kumar Yelamarthi, Chien-In Henry Chen*

<b>Compact Variation-Aware Standard Cell Models for Timing Analysis - Complexity and Accuracy Analysis .....</b>	136
--	-----

*Seyed-Abdollah Aftabjahan, Linda S. Milor*

<b>A Statistical Characterization of CMOS Process Fluctuations in Subthreshold Current Mirrors.....</b>	140
---	-----

*Lei Zhang, Zhiping Yu, Xiangqing He*

<b>Robust Estimation of Timing Yield with Partial Statistical Information on Process Variations.....</b>	144
--	-----

*Lin Xie, Azadeh Davoodi*

<b>Variation Aware Spline Center and Range Modeling for Analog Circuit Performance .....</b>	150
--	-----

*Shubhankar Basu, Balaji Kommineni, Ranga Vemuri*

## SESSION 3A: SYSTEM AND CIRCUIT SYNTHESIS

**CHAIR: SAO-JIE CHEN**

**CO-CHAIR: FADI KURDAHI**

<b>High-Quality Circuit Synthesis for Modern Technologies .....</b>	156
---	-----

*Lech Jozwiak, Artur Chojnacki, Aleksander Slusarczyk*

<b>ILP Based Gate Leakage Optimization Using DKCMOS Library during RTL Synthesis .....</b>	162
--	-----

*Saraju P. Mohanty*

<b>Improving the Efficiency of Power Management Techniques by Using Bayesian Classification.....</b>	166
--	-----

*Hwisung Jung, Massoud Pedram*

<b>An On-Demand Test Triggering Mechanism for NoC-Based Safety-Critical Systems.....</b>	172
--	-----

*Jason D. Lee, Nikhil Gupta, Praveen S. Bhojwani, Rabi N. Mahapatra*

<b>Constant Rate Dataflow Model with Intermediate Ports for Efficient Code Synthesis with Top-Down Design and Dynamic Behavior .....</b>	178
--	-----

*Hyunok Oh*

## **SESSION 3B: PROCESS, CHARACTERIZATION, AND TEMPERATURE-AWARE DESIGN**

**CHAIR: JAMES LEI**

**CO-CHAIR: ANTONIO NUNEZ**

<b>Thermal-Aware IR Drop Analysis in Large Power Grid .....</b>	182
<i>Yu Zhong, Martin D.F. Wong</i>	
<b>A Methodology for Characterization of Large Macro Cells and IP Blocks Considering Process Variations.....</b>	188
<i>Amit Goel, Sarma Vrudhula, Feroze Taraporevala, Praveen Ghanta</i>	
<b>Investigation of Process Impact on Soft Error Susceptibility of Nanometric SRAMs Using a Compact Critical Charge Model.....</b>	195
<i>Shah M. Jahinuzzaman, Mohammad Sharifkhani, Manoj Sachdev</i>	
<b>Characterization of Standard Cells for Intra-Cell Mismatch Variations .....</b>	201
<i>Savithri Sundareswaran, Jacob A. Abraham, Alexandre Ardelea, Rajendran Panda</i>	
<b>Full-Chip Leakage Verification for Manufacturing Considering Process Variations .....</b>	208
<i>Tao Li, Zhiping Yu</i>	

## **SESSION 3C: PROCESSOR TEST VERIFICATION/DELAY DIAGNOSIS**

**CHAIR: TAO FENG**

**CO-CHAIR: PATRA PRIYADARSHAN**

<b>Processor Verification with hwBugHunt.....</b>	212
<i>Sangeetha Sudhakrishnan, Liying Su, Jose Renau</i>	
<b>Enhancing the Testability of RTL Designs Using Efficiently Synthesized Assertions .....</b>	218
<i>Mohammad Reza Kakoei, Mohammad Riazati, Siamak Mohammadi</i>	
<b>Efficient Selection of Observation Points for Functional Tests.....</b>	224
<i>Jian Kang, Sharad C. Seth, Yi-Shing Chang, Vijay Gangaram</i>	
<b>A Novel Test Generation Methodology for Adaptive Diagnosis .....</b>	230
<i>Rajsekhar Adapa, Edward Flanigan, Spyros Tragoudas</i>	
<b>Timing-Aware Multiple-Delay-Fault Diagnosis .....</b>	234
<i>Vishal J. Mehta, Małgorzata Marek-Sadowska, Kun-Han Tsai, Janusz Rajska</i>	

## **EMBEDDED TECHNICAL SESSIONS**

### **SESSION 1E**

**CHAIR: HE JIN**

**CO-CHAIR: MIROSLAV VELEV**

<b>A Dual Oxide CMOS Universal Voltage Converter for Power Management in Multi-VDD SoCs .....</b>	242
<i>Dhruva Ghai, Saraju P. Mohanty, Elias Kougianos</i>	
<b>Dominant Substrate Noise Coupling Mechanism for Multiple Switching Gates.....</b>	246
<i>Emre Salman, Eby G. Friedman, Radu M. Secareanu, Olin L. Hartin</i>	
<b>A Statistic-Based Approach to Testability Analysis .....</b>	252
<i>Chuang-Chi Chiou, Chun-Yao Wang, Yung-Chih Chen</i>	

<b>Generic Carrier-Based Core Model for Four-Terminal Double-Gate MOSFET Valid for Symmetric, Asymmetric, SOI, and Independent Gate Operation Modes .....</b>	256
<i>Feng Liu, Jin He, Yue Fu, Jinhua Hu, Wei Bian, Yan Song, Xing Zhang, Mansun Chan</i>	
<b>On the Feasibility of Obtaining a Globally Optimal Floorplanning for an L-shaped Layout Problem .....</b>	262
<i>Tsu-Shuan Chang, Manish Kumar, Teng S. Moh, Chung-Li Tseng</i>	
<b>Architecting for Physical Verification Performance and Scaling .....</b>	268
<i>John Ferguson, Robert Todd</i>	
<b>Efficient Thermal Aware Placement Approach Integrated with 3D DCT Placement Algorithm .....</b>	274
<i>Haixia Yan, Qiang Zhou, Xianlong Hong</i>	
<b>CMOS Based Low Cost Temperature Sensor .....</b>	278
<i>Neehar Jandhyala, Lili He, Morris Jones</i>	
<b>An SSO Based Methodology for EM Emission Estimation from SoCs .....</b>	282
<i>S. Jairam, S.M. Stalin, Jean-Yves Oberle, H. Udayakumar</i>	
<b>Fast Timing Update under the Effect of IR Drop .....</b>	286
<i>Muzhou Shao</i>	
<b>Statistical Data Stability and Leakage Evaluation of FinFET SRAM Cells with Dynamic Threshold Voltage Tuning under Process Parameter Fluctuations .....</b>	290
<i>Zhiyu Liu, Sherif A. Tawfik, Volkan Kursun</i>	
<b>Characterization of New Static Independent-Gate-Biased FinFET Latches and Flip-Flops under Process Variations .....</b>	296
<i>Sherif A. Tawfik, Volkan Kursun</i>	
<b>A Low Energy Two-Step Successive Approximation Algorithm for ADC Design .....</b>	302
<i>Ricky Yiu-kee Choi, Chi-ying Tsui</i>	
<b>Automated Specific Instruction Customization Methodology for Multimedia Processor Acceleration .....</b>	306
<i>Kang Zhao, Jinian Bian, Sheqin Dong, Yang Song, Satoshi Goto</i>	

## SESSION 2E

**CHAIR: JAYANTA BHADRA**  
**CO-CHAIR: SYED M. ALAM**

<b>Process Variability Analysis in DSM Through Statistical Simulations and its Implications to Design Methodologies .....</b>	310
<i>Srinivasa R STG, Jandhyala Srivatsava, Narahari Tondamuthuru R</i>	
<b>Parasitic Aware Process Variation Tolerant Voltage Controlled Oscillator (VCO) Design .....</b>	315
<i>Dhruva Ghai, Saraju P. Mohanty, Elias Kouglanos</i>	
<b>Evaluation of the PTSI Crosstalk Noise Analysis Tool and Development of an Automated Spice Correlation Suite to Enable Accuracy Validation .....</b>	319
<i>C.R. Venugopal, Prasanth Soraiyur, Jagannath Rao</i>	
<b>Hotspot Based Yield Prediction with Consideration of Correlations .....</b>	323
<i>Qing Su, Charles Chiang, Jamil Kawa</i>	
<b>A Randomized Greedy Algorithm for the Pattern Fill Problem for DFM Applications .....</b>	329
<i>Maharaj Mukherjee, Kanad Chakraborty</i>	

<b>A Passive 915 MHz UHF RFID Tag .....</b>	333
<i>José C.S. Palma, César Marcon, Fabiano Hessel, Eduardo Bezerra, Guilherme Rohde, Luciano Azevedo, Carlos Reif, Carolina Metzler</i>	
<b>Crosstalk Noise Variation Assessment and Analysis for the Worst Process Corner.....</b>	337
<i>Jae-Seok Yang, Andrew R. Neureuther</i>	
<b>DFM Based Detailed Routing Algorithm for ECP and CMP.....</b>	342
<i>Yin Shen, Yici Cai, Qiang Zhou, Xianlong Hong</i>	
<b>Instruction Scheduling for Variation-Originated Variable Latencies.....</b>	346
<i>Toshinori Sato, Shingo Watanabe</i>	
<b>Hotspot Prevention Using CMP Model in Design Implementation Flow.....</b>	350
<i>Norma Rodriguez, Li Song, Shishir Shroff, Kuang Han Chen, Taber Smith, Wilbur Luo</i>	
<b>The Statistical Failure Analysis for the Design of Robust SRAM in Nano-Scale Era.....</b>	354
<i>Young-Gu Kim, Soo-Hwan Kim, Hoon Lim, Sanghoon Lee, Keun-Ho Lee, Young-Kwan Park, Moon-Hyun Yoo</i>	
<b>Computation of Waveform Sensitivity Using Geometric Transforms for SSTA .....</b>	358
<i>Ratnakar Goyal, Harindranath Parameswaran, Sachin Shrivastava</i>	
<b>On Efficient and Robust Constraint Generation for Practical Layout Legalization .....</b>	364
<i>Sambuddha Bhattacharya, Shabbir H. Batterywala, Subramanian Rajagopalan, Hi-Keung Tony Ma, Narendra V. Shenoy</i>	
<b>Feedback-Switch Logic (FSL): A High-Speed Low-Power Differential Dynamic-Like Static CMOS Circuit Family.....</b>	370
<i>Charbel J. Akl, Magdy A. Bayoumi</i>	
<b>Analysis of System-Level Reliability Factors and Implications on Real-Time Monitoring Methods for Oxide Breakdown Device Failures.....</b>	376
<i>Eric Karl, Dennis Sylvester, David Blaauw</i>	
<b>Characterizing the Impact of Substrate Noise on High-Speed Flash ADCs .....</b>	381
<i>Parastoo Nikaeen, Boris Murmann, Robert W. Dutton</i>	
<b>Analytical Noise-Rejection Model Based on Short Channel MOSFET .....</b>	386
<i>Vinay Jain, Payman Zarkesh-Ha</i>	
<b>A High-Performance Bus Architecture for Strongly Coupled Interconnects.....</b>	392
<i>Michael N. Skoufis, Kedar Karmarkar, Themistoklis Haniotakis, Spyros Tragoudas</i>	
<b>A Fully-Integrated 2.4 GHz Mismatch-Controllable RF Front-end Test Platform in 0.18µm CMOS .....</b>	396
<i>Zahra Sadat Ebadi, Resve Saleh</i>	
<b>A Holistic Approach to SoC Verification .....</b>	402
<i>Alicia Strang, David Potts, Shankar Hemmady</i>	
<b>A Robust and Efficient Pre-Silicon Validation Environment for Mixed-Signal Circuits on Intel's Test Chips.....</b>	408
<i>Nathaniel August</i>	
<b>Hybrid Integration of Bandgap Reference Circuits Using Silicon ICs and Germanium Devices.....</b>	414
<i>Jae Wook Kim, Boris Murmann, Robert Dutton</i>	
<b>Verification of IP-Core Based SoC's .....</b>	418
<i>Anil Deshpande</i>	
<b>Innovative Test Solutions for Pin-Limited Microcontrollers .....</b>	422
<i>Matthew G. Stout, Kenneth P. Tumin</i>	

## VOLUME 2

**XStatic: A Simulation Based ESD Verification and Debug Environment .....**.....426  
*Ganesh R. Shamnur, Rajesh R. Berigei*

**Statistical Crosstalk Noise Analysis Using First Order Parameterized Approach for Aggressor Grouping.....**.....430  
*Sachin Shrivastava, Harindranath Parameswaran*

### SESSION 3E

**CHAIR: ANDRE REIS**

**CO-CHAIR: ANAND IYER**

<b>Cell Swapping Based Migration Methodology for Analog and Custom Layouts.....</b>	435
<i>Shabbir H. Batterywala, Sambuddha Bhattacharya, Subramanian Rajagopalan, Hi-Keung Tony Ma, Narendra V. Shenoy</i>	
<b>A Knowledge-Based Tool for Generating and Verifying Hardware-Ready Embedded Memory Models.....</b>	441
<i>Paul Pao-Fang Cheng</i>	
<b>System Verilog for Quality of Results (QoR).....</b>	445
<i>Ravi Surepeddi</i>	
<b>Power Delivery System: Sufficiency, Efficiency, and Stability.....</b>	450
<i>Zhen Mu</i>	
<b>Thermal Aware Global Routing of VLSI Chips for Enhanced Reliability .....</b>	455
<i>Aseem Gupta, Nikil D. Dutt, Fadi J. Kurdahi, Kamal S. Khouri, Magdy S. Abadir</i>	
<b>Clock Skew Analysis via Vector Fitting in Frequency Domain .....</b>	461
<i>Ling Zhang, Wenjian Yu, Haikun Zhu, Wanping Zhang, Chung-Kuan Cheng</i>	
<b>An Approach for a Comprehensive QA Methodology for the PDKs.....</b>	465
<i>Sridhar Joshi, Ravi Perumal, Kamesh Gadepally, Mark Young</i>	
<b>Strategies for Quality CAD PDKs .....</b>	469
<i>Kamesh V. Gadepally, Mark Young, James Lin, Andy Franklin, Ravi Perumal, Sridhar Joshi</i>	
<b>Variability Analysis for sub-100nm PD/SOI Sense-Amplifier .....</b>	473
<i>Saibal Mukhopadhyay, Rajiv V. Joshi, Keunwoo Kim, Ching-Te Chuang</i>	
<b>Predictive Delay Evaluation on Emerging CMOS Technologies: A Simulation Framework.....</b>	477
<i>Manuel Sellier, Jean-Michel Portal, Bertrand Borot, Steve Colquhoun, Richard Ferrant, Frédéric Boeuf, Alexis Farcy</i>	
<b>Process Variation Characterization and Modeling of Nanoparticle Interconnects for Foldable Electronics.....</b>	483
<i>Rasit Onur Topaloglu</i>	
<b>A Simplified Model of Carbon Nanotube Transistor with Applications to Analog and Digital Design.....</b>	487
<i>Saurabh Sinha, Asha Balijepalli, Yu Cao</i>	
<b>Adaptive Branch and Bound Using SAT to Estimate False Crosstalk .....</b>	493
<i>Murthy Palla, Jens Bargfrede, Klaus Koch, Walter Anheier, Rolf Drechsler</i>	
<b>Minimum Shield Insertion on Full-Chip RLC Crosstalk Budgeting Routing .....</b>	499
<i>Peng-Yang Hung, Ying-Shu Lou, Yih-Lang Li</i>	

<b>Clock Skew Evaluation Considering Manufacturing Variability in Mesh-Style Clock Distribution.....</b>	505
<i>Shinya Abe, Masanori Hashimoto, Takao Onoye</i>	
<b>A Novel Cell-Based Heuristic Method for Leakage Reduction in Multi-Million Gate VLSI Designs.....</b>	511
<i>Sandeep Gupta, Jaya Singh, Abhijit Roy</i>	
<b>Study on the Si-Ge Nanowire MOSFETs with the Core-Shell Structure.....</b>	516
<i>Yue Fu, Jin He, Feng Liu, Jie Feng, Chenyue Ma, Lining Zhang</i>	
<b>Elastic Timing Scheme for Energy-Efficient and Robust Performance .....</b>	522
<i>Rupak Samanta, Ganesh Venkataraman, Nimay Shah, Jiang Hu</i>	
<b>Statistical Models and Frequency-Dependent Corner Models for Passive Devices.....</b>	528
<i>Ning Lu</i>	
<b>A Thermal-Friendly Load-Balancing Technique for Multi-Core Processors.....</b>	534
<i>Enric Musoll</i>	
<b>Analytical Model for the Propagation Delay of Through Silicon Vias .....</b>	538
<i>DiaaEldin Khalil, Yehea Ismail, Muhammad Khellah, Tanay Karnik, Vivek De</i>	
<b>Sampling Error Estimation in High-Speed Sampling Systems Introduced by the Presence of Phase Noise in the Sampling Clock .....</b>	542
<i>Salam D. Marougi</i>	
<b>A QoS Scheduler for Real-Time Embedded Systems.....</b>	549
<i>David Matschulat, Cesar A.M. Marcon, Fabiano Hessel</i>	
<b>FPGA-Based 1.2 GHz Bandwidth Digital Instantaneous Frequency Measurement Receiver .....</b>	553
<i>James Helton, David M. Lin, James B.Y. Tsui</i>	
<b>A Tunable Clock Buffer for Intra-die PVT Compensation in Single-Edge Clock (SEC) Distribution Networks .....</b>	557
<i>Jeff Mueller, Resve Saleh</i>	

## EMBEDDED TUTORIAL 2D

<b>How to Determine Best DFM Practices.....</b>	N/A
<i>Tom Jackson, Milind Weling</i>	

## EMBEDDED PANEL DISCUSSION 3D

<b>ESL 2.0- Is Anybody Using it 2.0? .....</b>	N/A
<i>John Blyler</i>	

## **PLENARY SESSION 2P**

**SESSION MODERATOR: CHI-FOON CHAN, PRESIDENT AND COO, SYNOPSYS**

**SESSION CO-CHAIRS:**

**LECH JOZWIAK, EINDHOVEN UNIVERSITY OF TECHNOLOGY**

**KRIS VERMA, SILICON VALLEY TECHNICAL INSTITUTE**

**Plenary Speech 2P1: Consumerization of Electronics and Nanometer Technologies:**

**Implications for Manufacturing Test .....**.....563  
*Sanjiv Taneja*

**Plenary Speech 2P2: Statistical Techniques to Achieve Robustness and Quality .....**.....564

*Chandu Visweswariah*

**Plenary Speech 2P3: The Greening of The SoC - How Electrical Engineers Will Save The**

**World .....**.....565

*Rich Goldman*

## **SESSION 4A: CO-DESIGN APPLICATIONS FOR IC PACKAGES**

**CHAIR: KAMESH GADEPALLY**

**CO-CHAIR: LALITHA IMMANENI**

**System-in-Package Technology: Opportunities and Challenges.....567**

*Anna Fontanelli*

**Printed Circuit Board Assembly Test Process and Design for Testability.....572**

*Thao Nguyen, Navid Rezvani*

**Fast Evaluation Method for Transient Hot Spots in VLSI ICs in Packages.....578**

*Je-Hyoung Park, Ali Shakouri, Sung-Mo Kang*

**An Implementation of Performance-Driven Block and I/O Placement for Chip-Package**

**Codesign.....582**

*Ming-Fang Lai, Hung-Ming Chen*

**Techniques for Early Package Closure in System-in-Packages .....**.....586

*Santhosh Coimbatore Vaidyanathan, Amit Mangesh Brahme, Jairam Sukumar*

## **EMBEDDED TUTORIAL 4B**

**Robust Design Methodologies .....**.....N/A

*Chris Nicklaw, Jens C. Michelsen*

## **SESSION 4C: TOOLS AND INTERCONNECTS**

**CHAIR: FARZAN FALLAH**

**CO-CHAIR: SOROUSH ABBASPOUR**

**Fast Shape Optimization of Metallization Patterns for DMOS Based Driver .....**.....592

*Bo Yang, Shigetoshi Nakatake, Hiroshi Murata*

**MAISE: An Interconnect Simulation Engine for Timing and Noise Analysis.....596**

*Frank Liu, Peter Feldmann*

<b>Accelerating Clock Mesh Simulation Using Matrix-Level Macromodels and Dynamic Time Step Rounding .....</b>	602
<i>Xiaoji Ye, Min Zhao, Rajendran Panda, Peng Li, Jiang Hu</i>	

## **SESSION 4D: SEQUENTIAL ANALYSIS, DEFECT MODELING, AND AT-SPEED TESTING**

**CHAIR: SREEJIT CHAKRAVARTY**

**CO-CHAIR: LI-C. WONG**

<b>Sequential Path Delay Fault Identification Using Encoded Delay Propagation Signatures.....</b>	608
<i>Edward Flanigan, Arkan Abdulrahman, Spyros Tragoudas</i>	

### **2D Decomposition Sequential Equivalence Checking of System Level and RTL Descriptions .....**

<i>Dan Zhu, Tun Li, Yang Guo, Si-kun Li</i>	612
---	-----

### **Automated Standard Cell Library Analysis for Improved Defect Modeling .....**

<i>Jason G. Brown, R.D. (Shawn) Blanton</i>	618
---	-----

### **A Novel Automated Scan Chain Division Method for Shift and Capture Power Reduction**

<b>in Broadside At-Speed Test.....</b>	624
--	-----

*Ho Fai Ko, Nicola Nicolici*

## **LUNCHEON PANEL DISCUSSION LP**

<b>Statistical Design- Solutions Searching for Problems .....</b>	N/A
<i>Michael Santarini</i>	

## **SESSION 5A: MODELING AND ANALYSIS IN PHYSICAL DESIGN**

**CHAIR: RAJEEV MARGAI**

**CO-CHAIR: MARTIN WONG**

<b>Finite-Point Gate Model for Fast Timing and Power Analysis .....</b>	630
<i>Dinesh Ganeshan, Alex Mitev, Janet Wang, Yu Cao</i>	

<b>Noise-Aware On-Chip Power Grid Considerations Using a Statistical Approach.....</b>	636
<i>Daniel A. Andersson, Lars J. Svensson, Per Larsson-Edefors</i>	

<b>Simulation and Measurement of On-Chip Supply Noise in Multi-Gigabit I/O Interfaces .....</b>	643
<i>Hai Lan, Ralf Schmitt, Chuck Yuan</i>	

<b>Practical Clock Tree Robustness Signoff Metrics .....</b>	649
<i>Anand Rajaram, Raguram Damodaran, Arjun Rajagopal</i>	

<b>Hierarchical Soft Error Estimation Tool (HSEET) .....</b>	653
<i>K. Ramakrishnan, R. Rajaraman, N. Vijaykrishnan, Y. Xie, M.J. Irwin, K. Unlu</i>	

## **SESSION 5B: EMERGING TECHNOLOGIES AND NOVEL APPLICATIONS**

**CHAIR: PAUL TONG**

**CO-CHAIR: BAO LIU**

<b>Design Margin Exploration of Spin-Torque Transfer RAM (SPRAM).....</b>	657
<i>Yiran Chen, Xiaobin Wang, Hai Li, Harry Liu, Dimitar V. Dimitrov</i>	

<b>Investigating the Design, Performance, and Reliability of Multi-Walled Carbon Nanotube Interconnect.....</b>	664
<i>Arthur Nieuwoudt, Yehia Massoud</i>	
<b>Micropipeline-Based Asynchronous Design Methodology for Robust System Design Using Nanoscale Crossbar.....</b>	670
<i>Rajat Subhra Chakraborty, Swarup Bhunia</i>	
<b>Statistical Evaluation of Split Gate Opportunities for Improved 8T/6T Column-Decoupled SRAM Cell Yield .....</b>	675
<i>Rouwaida Kanj, Rajiv Joshi, Keunwoo-Kim, Richard Williams, Sani Nassif</i>	
<b>High Resolution Read-Out Circuit for DNA Label-Free Detection System.....</b>	681
<i>Daniela De Venuto, Bruno Riccò</i>	

## **SESSION 5C: STATISTICAL TIMING**

**CHAIR: KEVIN BRELSFORD**

**CO-CHAIR: AZADEH DAVOODI**

<b>Fast and Accurate Statistical Static Timing Analysis with Skewed Process Parameter Variation .....</b>	685
<i>Lin Xie, Azadeh Davoodi</i>	
<b>Characterizing Intra-Die Spatial Correlation Using Spectral Density Method.....</b>	691
<i>Qiang Fu, Wai-Shing Luk, Jun Tao, Changhao Yan, Xuan Zeng</i>	
<b>Investigating the Impact of Fill Metal on Crosstalk-Induced Delay and Noise .....</b>	697
<i>Arthur Nieuwoudt, Jamil Kawa, Yehia Massoud</i>	
<b>Process-Variation Statistical Modeling for VLSI Timing Analysis .....</b>	703
<i>Jui-Hsiang Liu, Jun-Kuei Zeng, Ai-Syuan Hong, Lumdo Chen, Charlie Chung Ping Chen</i>	
<b>A Design Model for Random Process Variability .....</b>	707
<i>Victoria Wang, Kanak Agarwal, Sani Nassif, Kevin Nowka, Dejan Markovic</i>	

## **SESSION 5D: MODERN PROCESSOR DESIGN**

**CHAIR: ARTHUR CHOJNACKI**

**CO-CHAIR: LECH JOZWIAK**

<b>A Scratch-Pad Memory Aware Dynamic Loop Scheduling Algorithm.....</b>	711
<i>Ozcan Ozturk, Mahmut Kandemir, Sri Hari Krishna Narayanan</i>	
<b>Amplifying Embedded System Efficiency via Automatic Instruction Fusion on a Post-Manufacturing Reconfigurable Architecture Platform.....</b>	717
<i>Allen C. Cheng</i>	
<b>Runtime Validation of Transactional Memory Systems .....</b>	723
<i>Kaiyu Chen, Sharad Malik, Priyadarsan Patra</i>	
<b>SEU Vulnerability of Multiprocessor Systems and Task Scheduling for Heterogeneous Multiprocessor Systems .....</b>	730
<i>Makoto Sugihara</i>	

**SESSION 6A: MODELING AND DESIGN OF RELIABLE CIRCUITS**  
**CHAIR: XIN LI**  
**CO-CHAIR: JOSE SILVA MATOS**

<b>Node Criticality Computation for Circuit Timing Analysis and Optimization under NBTI Effect</b> .....	736
<i>Wenping Wang, Shengqi Yang, Yu Cao</i>	
<b>An Asynchronous Circuit Design with Fast Forwarding Technique at Advanced Technology Node</b> .....	742
<i>Chin-Khai Tang, Chun-Yen Lin, Yi-Chang Lu</i>	
<b>Modeling of NBTI-Induced PMOS Degradation under Arbitrary Dynamic Temperature Variation</b> .....	747
<i>Bin Zhang, Michael Orshansky</i>	
<b>Reliability-Aware Optimization for DVS-Enabled Real-Time Embedded Systems</b> .....	753
<i>Foad Dabiri, Navid Amini, Mahsan Rofouei, Majid Sarrafzadeh</i>	
<b>A Basis for Formal Robustness Checking</b> .....	757
<i>Goerschwin Fey, Rolf Drechsler</i>	

**SESSION 6B: DESIGN FOR MANUFACTURING**  
**CHAIR: JAY SIVAGNANAME**  
**CO-CHAIR: JIANLIANG LI**

<b>Quantified Impacts of Guardband Reduction on Design Process Outcomes</b> .....	763
<i>Kwangok Jeong, Andrew B. Kahng, Kambiz Samadi</i>	
<b>Partitioning for Selective Flip-Flop Redundancy in Sequential Circuits</b> .....	771
<i>Uthman Alsaiari, Resve Saleh</i>	
<b>A Root-Finding Method for Assessing SRAM Stability</b> .....	777
<i>Rouwaida Kanj, Zhuo Li, Rajiv Joshi, Frank Liu, Sani Nassif</i>	
<b>Cellwise OPC Based on Reduced Standard Cell Library</b> .....	783
<i>Hailong Jiao, Lan Chen</i>	
<b>On-Chip Process Variation Detection and Compensation Using Delay and Slew-Rate Monitoring Circuits</b> .....	788
<i>Amlan Ghosh, Rahul M. Rao, Ching-Te Chuang, Richard B. Brown</i>	

**SESSION 6C: STRUCTURAL TEST**  
**CHAIR: RAMYANSHU DATTA**  
**CO-CHAIR: GEORGE ALEXIOU**

<b>Interval Based X-Masking for Scan Compression Architectures</b> .....	794
<i>Anshuman Chandra, Rohit Kapur</i>	
<b>Two New Methods for Accurate Test Set Relaxation via Test Set Replacement</b> .....	800
<i>Stelios Neophytou, Maria K. Michael</i>	
<b>Embedded Deterministic Test Exploiting Care Bit Clustering and Seed Borrowing</b> .....	805
<i>Adam B. Kinsman, Nicola Nicolici</i>	
<b>A Built-in Test and Characterization Method for Circuit Marginality Related Failures</b> .....	811
<i>Alodeep Sanyal, Sandip Kundu</i>	

<b>On Chip Jitter Measurement through a High Accuracy TDC .....</b>	817
<i>Akhil Garg, Prashant Dubey</i>	

## **SESSION 6D: ADVANCED DESIGN METHODOLOGIES**

**CHAIR: VAMSI SRIKANTAM**

**CO-CHAIR: VOLKAN KURSUN**

<b>Robust Analog Design for Automotive Applications by Design Centering with Safe Operating Areas .....</b>	821
<i>Udo Sobe, Karl-Heinz Rooth, Andreas Ripp, Michael Pronath</i>	
<b>Compact FinFET Memory Circuits with P-Type Data Access Transistors for Low Leakage and Robust Operation.....</b>	828
<i>Sherif A. Tawfik, Volkan Kursun</i>	
<b>Towards Uniform Temperature Distribution in SOI Circuits Using Carbon Nanotube Based Thermal Interconnect.....</b>	834
<i>Yu Zhou, Somnath Paul, Swarup Bhunia</i>	
<b>Statistic Analysis of Power/Ground Networks Using Single-Node SOR Method.....</b>	840
<i>Zuying Luo, Sheldon X.-D. Tan</i>	
<b>IPOSA: A Novel Slack Distribution Algorithm for Interconnect Power Optimization .....</b>	846
<i>Xiang Qiu, Yuchun Ma, Xiangqing He, Xianlong Hong</i>	
<b>ISQUED 2009 Call for Papers.....</b>	850
<b>Author Index</b>	