

2008 IEEE-EPEP Electrical Performance of Electronic Packaging

**San Jose, California, USA
27 - 29 October 2008**



**IEEE Catalog Number: CFP08EPP-PRT
ISBN: 978-1-4244-2873-1**

TABLE OF CONTENTS

POWER INTEGRITY I

| | |
|---|----|
| Architecture Constraints over Dynamic Current Consumption..... | 1 |
| <i>G. Yahalom, O. Vikinski, G. Sizikov</i> | |
| Verification and Co-Design of the Package and Die Power Delivery System using Wavelets..... | 5 |
| <i>I.A. Ferzli, E. Chiprout, F.N. Najm</i> | |
| 3D Power Distribution Network Co-design for Nanoscale Stacked Silicon ICs | 9 |
| <i>A. Shayan, X. Hu, H. Peng, M. Popovich, W. Zhang, C. Cheng, L. Chua-Eoan, X. Chen</i> | |
| Designs of Signal-Ground Bump-Patterns for Minimizing the Simultaneous Switching Noise in a Ball Grid Array..... | 13 |
| <i>R. Sun, C. Lin, R. Wu</i> | |

HIGH SPEED LINK

| | |
|--|----|
| Design and Analysis of a TB/sec Memory System..... | 17 |
| <i>W.T. Beyene, C. Madden, N. Kim, H. Lee, R. Perego, D. Secker, C. Yuan, A. Vaidyanath, K. Chang</i> | |
| Statistical Link Analysis of High-speed Memory I/O Interfaces During Simultaneous Switching Events | 21 |
| <i>J. Ren, D. Oh, S. Chang, F. Lambrecht</i> | |
| Pseudo-Differential Signaling Scheme Based on 4b/6b Multiwire Code..... | 25 |
| <i>D. Oh, F. Ware, W. Kim, J. Kim, J. Wilson, L. Luo, J. Kizer, R. Schmitt, C. Yuan, J. Eble</i> | |
| On-Chip Bus Signaling using Passive Compensation | 29 |
| <i>Y. Zhang, L. Zhang, A. Deutsch, G.A. Katopis, D.M. Dreps, J.F. Buckwalter, E.S. Kuh, C. Cheng</i> | |
| An Active Crosstalk Reduction Technique for Parallel High-speed Links in Low Cost Wirebond BGA Packages | 33 |
| <i>Y. Hu, J. Chen, M. Lamson, R. Bashirullah</i> | |

SIGNAL INTEGRITY I

| | |
|--|----|
| SSN Mitigation by Means of a 2D EBG Structure with Square Patches and Meander Lines | 37 |
| <i>A.C. Scogna</i> | |
| Compact Expressions for Period Jitter of Global Binary Clock Trees | 41 |
| <i>J. Jang, O. Franzia, W. Burleson</i> | |
| Multimode Signaling on Non-ideal Channels | 45 |
| <i>Y. Choi, C. Won, P.D. Franzon, H. Braunisch, K. Aygun</i> | |
| CMOS Circuit Simulation using Latency Insertion Method..... | 49 |
| <i>T. Sekine, H. Asai</i> | |
| Chip-package Co-design Methodology for Global Co-simulation of Re-distribution Layers (RDL) | 53 |
| <i>S. Wane, A. Kuo</i> | |

MEASUREMENT

| | |
|---|----|
| On-chip Oscilloscope for Signal Integrity Characterization of Interconnects in 130nm CMOS Technology | 57 |
| <i>P. Milosevic, J.E. Schutt-Aine</i> | |
| Measurement Techniques for On-chip Power Supply Noise Waveforms Based on Fluctuated Sampling Delays in Inverter Chain Circuits | 61 |
| <i>Y. Uematsu, H. Osaka, E. Suzuki, M. Yagyu, T. Saito</i> | |
| Correlation of PDN Impedance with Jitter and Voltage Margin for High Speed Channels | 65 |
| <i>V. Laddha, M. Swaminathan</i> | |
| Accurate Resistance, Inductance, Capacitance, and Conductance (RLCG) from Uniform Transmission Line Measurements | 69 |
| <i>M.J. Degerstrom, B.K. Gilbert, E.S. Daniel</i> | |

POSTERS I

| | |
|---|-----|
| Design, Modeling, and Characterization of Embedded Electromagnetic Band Gap (EBG) Structure | 73 |
| <i>S. Huh, M. Swaminathan, F. Muradali</i> | |
| Simulation of Worst Case Switching Noise on a DDR2 Interface | 77 |
| <i>R. Mandrekar, P.M. Harvey, J. Kuruts, D. Dreps, T. Ozguner, Y. Zhou, K. Kawasaki, G. Lafontant, G. Yamada</i> | |
| Placement of Shorting Vias for Power Integrity in Multi-layered Structures | 81 |
| <i>S. Hsu, Y. Cheng, W. Guo, H. Cheng, C. Wang, R. Wu</i> | |
| Efficient Analysis for Multilayer Power-ground Planes with Multiple Vias and Signal Traces in an Advanced Electronic Package | 85 |
| <i>Z.O. Zaw, X.C. Wei, E. Liu, E. Li, L. Li</i> | |
| Analysis of Entire Power Distribution of Chip, Package, and Board for High Speed IO Design | 89 |
| <i>H. Hsu, J. Lin</i> | |
| Discussing Impedance Distribution with Multiple Stimulating Sources in Power Distribution System Design and Simulation | 93 |
| <i>Z. Mu</i> | |
| A Resonance-free Power Delivery System Design Methodology Applying 3D Optimized Extended Adaptive Voltage Positioning | 97 |
| <i>T. Xu, B. Brim</i> | |
| Analysis of EBG Structures using SPICE Models of Multiple Planes | 101 |
| <i>N. Kobayashi, K. Morishita, T. Harada</i> | |
| Multi-GHZ Modeling and Characterization of On-Chip Power Delivery Network | 105 |
| <i>V.S. Pandit, W.H. Ryu</i> | |
| Accurate Parasitic Inductance Determination of a Ceramic Capacitor through 2-Port Measurements | 109 |
| <i>K. Yamanaga, T. Sato, K. Masu</i> | |
| Correlation of On-die Capacitance for Power Delivery Network | 113 |
| <i>Y. Liu, B. Wang, M. Xu, X. Liu, J.Z. Chen, M. Desmith</i> | |

| | |
|--|-----|
| Hierarchical and Adaptive Finite-Element Reduction-recovery Method for Large-scale Power and Signal Integrity Analysis of High-speed IC and Packaging Structures..... | 117 |
| <i>H. Gan, Q. He, D. Jiao</i> | |
| A Novel Stopband-Enhanced EBG Planes using an Embedded Slow-wave Structure in Low-cost RF-SiP..... | 121 |
| <i>C. Hsieh, H. Chuang, T. Wang, C. Wang, H. Cheng, Y. Wu, C. Chiu, C. Hung, T. Wu</i> | |
| Ultra Wideband Wireless Serial Data Communication at 10Gb/s in CMOS 90nm | 125 |
| <i>S. Siddiqui, T. Kwasniewski</i> | |
| Effective Resolution of Design Issues in Telecommunication Blade Systems | 129 |
| <i>B. Mutnury, N. Pham, M. Cases, D.N. De Araujo</i> | |
| A Dual-Slope Signaling Scheme to Suppress Electromagnetic Interfaces (EMI) with Sustaining Eye Margin | 133 |
| <i>C. Yoon, S. Baek, H. Lee, Y. Jeong, J. Park, H. Park, B. Sung, J. Kim</i> | |
| Characterization of Halogen-Free Package Materials using Cavity Resonators..... | 137 |
| <i>K. Aygun, G. Hu</i> | |
| Development of a Cost-reduced Package Thru DOE Validation and Zero-margin Design Concept | 141 |
| <i>J. Kong, J. Huang, W.C. Quah, T.K. Beh</i> | |
| Forwarded Clock Based Receiver Characterization Methodology for Statistical Full Link Analysis Tools | 145 |
| <i>S. Chaudhuri, R.L. Booth, J. Strayer, N. Kurd, M. Sandhini</i> | |
| Analysis of Noise Coupling from Printed Circuit Board to Shielding Enclosure | 149 |
| <i>Z. Yu, X. Dong, J. Mix, K. Slattery, J. Fan</i> | |

POWER INTEGRITY II

| | |
|---|-----|
| Effectiveness of On-die Decoupling Capacitance in Improving Chip Performance..... | 153 |
| <i>I. Kantorovich, C. Houghton</i> | |
| An Adaptive On-chip ESR Controller Scheme in Power Distribution Network for Simultaneous Switching Noise Reduction | 157 |
| <i>J. Shim, M. Shin, H. Kim, Y. Kim, K. Park, J. Cho, J. Kim</i> | |
| Suppression of Vertical Coupling using Electromagnetic Band Gap Structures | 161 |
| <i>N. Sakaran, S. Huh, M. Swaminathan, R. Tummala</i> | |
| Including the Impact of Connecting Vias in the Performance Metric Evaluation for Board-level Optimization of Decoupling Capacitors | 165 |
| <i>M. Modal, S. Connor, B. Archambeault, V. Jandhyala</i> | |
| Robust Iterative Finite Element Solver for Multi-terminal Power Distribution Network Resistance Extraction..... | 169 |
| <i>M. Oppeneer, P. Sumant, A.C. Cangellaris</i> | |

MACROMODELS

| | |
|---|-----|
| The Design of Continuous-time Linear Equalizers using Model Order Reduction Techniques | 173 |
| <i>W.T. Beyene</i> | |

| | |
|---|-----|
| Parallel Algorithm for Analysis of High-speed Interconnects..... | 177 |
| <i>D. Paul, N.M. Nakhla, R. Achar, M.S. Nakhla</i> | |
| Nonlinear Circuit Solver with Linear Interconnect Load | 181 |
| <i>A.E. Ruehli, J. Hayes</i> | |
| Compact Macromodeling of Electrically Long Interconnects..... | 185 |
| <i>A. Chinea, P. Triverio, S. Grivet-Talocia</i> | |
| Passivity Enforcement Via Quadratic Programming for Element-by-Element Rational Function Approximation of Passive Network Matrices | 189 |
| <i>S. Moon, A.C. Cangellaris</i> | |

SIGNAL INTEGRITY II

| | |
|---|-----|
| Sensitivity Computation of Interconnect Capacitances with Respect to Geometric Parameters..... | 193 |
| <i>Y. Bi, K. van der Kolk, D. Ioan, N.P. van der Meij</i> | |
| An Analysis on Measurement Sensitivity of Short-pulse Propagation Technique using a Virtual Test Bench | 197 |
| <i>Z. Zhou, A. Deutsch, K.L. Melde, G.A. Katopis, J.D. Morse</i> | |
| An Efficient Inductance Extraction Algorithm for 3-D Interconnects with Frequency Dependent Nonlinear Magnetic Materials | 201 |
| <i>Y. Yi, V. Sarin, W. Shi</i> | |
| High Frequency Loss Characterization of FCPBGA Package Materials with Humidity and Temperature Variation..... | 205 |
| <i>J. Audet, N. Na</i> | |

POSTERS II

| | |
|--|-----|
| A Simple Method of Generating Causal Broadband RLGC Models for CPW Transmission Lines with Surface Roughness | 209 |
| <i>Z. Zhou, K.L. Melde</i> | |
| Fast Iterative Solution Algorithms for the Frequency-domain Layered Finite-element Based Analysis of Large-scale On-chip Interconnect Structures | 213 |
| <i>F. Sheng, D. Jiao</i> | |
| Compact On-Chip Wire Models for the Clock Distribution of High-speed I/O Interfaces | 217 |
| <i>X. Qi, J. Kim, L. Yang, R. Schmitt, C. Yuan</i> | |
| Parallel Full-Chip Transient Simulation at Transistor Level | 221 |
| <i>H. Peng, K. Rouz, M. Borah, C. Cheng</i> | |
| Design-performance Aspects of Glass Ceramic in Comparison to Alumina Ceramic and Organic FCPBGA Packages for High Link Densities of High Speed SerDes | 225 |
| <i>H. Hu, N. Na, F. Baez, G. Lafontant</i> | |
| Eliminating Via-plane Coupling using Ground Vias for High-speed Signal Transitions | 229 |
| <i>S. Wu, X. Chang, C. Schuster, X. Gu, J. Fan</i> | |
| Transient Simulation of Lossy Interconnects using the Latency Insertion Method (LIM) | 233 |
| <i>D. Klokočov, J. Schutt-Aine</i> | |
| Effects of Partially Broken HF Signal Return on Different Packaging Levels | 237 |
| <i>T. Winkel, R. Frech, T. Gneiting</i> | |

| | |
|--|-----|
| On Addressing the Practical Issues in the Extraction of RLGC Parameters for Lossy Multiconductor Transmission Lines using S-Parameter Models..... | 241 |
| <i>M.D. Sampath</i> | |
| Utilizing Low Loss Dielectric Material for High Performance DRAM Window-BGA Design | 245 |
| <i>H. Cheng, C. Huang, C. Wang, C. Chiu, C. Hung</i> | |
| Controlling Impedance Chip-to-Chip Interconnect Using Coplanar Wire Bond Structures..... | 249 |
| <i>S. Harkness, J. Meirhofer, B.J. LaMeres</i> | |
| A Parameterized Model Order Reduction Technique for Efficient Solution of FEM Eigenvalue Problems..... | 253 |
| <i>M. Ahmadloo, A. Dounavis</i> | |
| Fast Reduced-order Finite-element Modeling of Lossy Coupled Wires using Lumped Impedance Elements | 257 |
| <i>S. Lee, J. Jin</i> | |
| Thermal Modeling of On-chip Interconnects and 3D Packaging using EM Tools..... | 261 |
| <i>L. Jiang, S. Kolluri, B.J. Rubin, H. Smith, E.G. Colgan, M.R. Scheuermann, J.A. Wakil, A. Deutsch, J. Gill</i> | |
| An H2-Matrix-Based Integral-Equation Solver of Linear-Complexity for Large-scale Full-wave Modeling of 3D Circuits | 265 |
| <i>W. Chai, D. Jiao</i> | |
| Time-domain Orthogonal Finite-element Reduction-recovery (OrFE-RR) Method for Fast and Accurate Broadband Simulation of Die-Packaging Interaction | 269 |
| <i>D. Chen, D. Jiao</i> | |
| Proximity Interconnect Technology Utilizing Transmission Line Coupling for Stacked VLSI Chips | 273 |
| <i>D. Iguchi, Y. Akiyama, T. Ito, K. Otsuka</i> | |
| AC Coupled Backplane Communication Using Embedded Capacitor | 277 |
| <i>B. Su, P. Patel, S.W. Hunter, M. Cases, P.D. Franzon</i> | |
| Computer Code for Fast Macromodeling of Large Multiport Systems | 281 |
| <i>D. Deschrijver, B. Gustavsen, T Dhaene</i> | |
| An Over-12-Gbps On-Chip Transmission Line Interconnect with a Pre-Emphasis Technique in 90 nm CMOS | 285 |
| <i>K. Miyashita, T. Ishii, H. Ito, N. Ishihara, K. Masu</i> | |
| Signal Integrity Improvement in Transmission Lines Backed by an EBG Structure..... | 289 |
| <i>J. Chen, R. Abhari</i> | |

SIGNAL INTEGRITY III

| | |
|--|-----|
| Minimizing Crosstalk Noise in Vias or Pins by Optimizing Signal Assignment in a High-speed Differential Bus | 293 |
| <i>Y. Zhou, R. Mandrekar, T. Zhou, S. Chun, P. Harvey, R. Weekly</i> | |
| Impedance Design for Multi-layered Vias | 297 |
| <i>X. Gu, A.E. Ruehli, M.B. Ritter</i> | |
| Fewest Vias Design for Microstrip Guard Trace by using Overlying Dielectric | 301 |
| <i>Y. Cheng, W. Guo, G. Shiue, H. Cheng, C. Wang, R. Wu</i> | |

| | |
|---|-----|
| Suppression of Power/Ground Noise using Differential Vias..... | 305 |
| <i>R. Chen, H. Wang, R. Abhari</i> | |

EM MODELING I

| | |
|--|-----|
| Multi-layer Fringe-field Augmentations for the Efficient Modeling of Package Power Planes | 309 |
| <i>K. Bharath, N. Sankaran, A.E. Engin, M. Swaminathan</i> | |
| Accuracy-Preserving Adaptive Sampling of Broadband Electromagnetic Spectra of Interconnect Structures | 313 |
| <i>J.H. Chung, A.C. Cangellaris</i> | |
| Chip-package Co-simulation with Multiscale Structures | 317 |
| <i>M. Ha, K. Srinivasan, M. Swaminathan</i> | |

EM MODELING II

| | |
|---|-----|
| A Methodology for Incorporating Metallization Loss in the Electromagnetic Modeling of the Power Distribution Network | 321 |
| <i>V. Kollia, A.C. Cangellaris</i> | |
| Packaging Modeling using Fast Broadband Surface Integral Equation Method..... | 325 |
| <i>Z.G. Qian, W.C. Chew</i> | |

SPECIAL SESSION/TUTORIAL

| | |
|--|-----|
| An Industry-oriented Curriculum in the Design and Performance of Electrical Packaging and Interconnect..... | 329 |
| <i>R.J. Evans, S. Scearce, M. Hsieh</i> | |
| An End-to-End Multi-GHz Serial Channel Design Process | 333 |
| <i>D.B. White, C. Ding, S.A. Scearce, D. Gopinath, R.J. Evans</i> | |

Author Index