

# **2008 IEEE Custom Integrated Circuits Conference**

**San Jose, California  
21-24, September 2008**



**IEEE Catalog Number: CFP08CIC-PRT**  
**ISBN: 978-1-4244-2018-6**

# TABLE OF CONTENTS

## FRONT MATTER

## SESSION 1- KEYNOTE PRESENTATION

### KEYNOTE PRESENTATION

**More than Moore**  
*Dave Bergeron*

## SESSION 2- STATISTICAL MODELING

<b>Process Variability at the 65nm Node and Beyond (INVITED)</b> .....	1
<i>Sani Nassif</i>	
<b>Mismatch Analysis and Statistical Design at 65 nm and Below (INVITED)</b> .....	9
<i>Larry Pileggi, Gökçe Keskin, Xin Li, Ken Mai, Jon Proesel, Carnegie Mellon</i>	
<b>Statistical Prediction of Circuit Aging under Process Variations</b> .....	13
<i>Wenping Wang, Vijay Reddy, Bo Yang, Varsha Balakrishnan, Srikanth Krishnan, Yu Cao</i>	

## SESSION 3 – POWER MANAGEMENT

<b>A Fully-Integrated 0.18<math>\mu</math>m CMOS DC-DC Step- Down Converter, Using a Bondwire Spiral Inductor</b> .....	19
<i>Mike Wens and Michiel Steyaert</i>	
<b>A 90-240MHz Hysteretic Controlled DC-DC Buck Converter with Digital PLL Frequency Locking</b> .....	23
<i>Pengfei Li, Deepak Bhatia, Xue Lin and Rizwan Bashirullah</i>	
<b>Fast Transient Technique (FTT) in Buck Current- Mode DC-DC Converters for Low-Voltage SoCv Systems</b> .....	27
<i>Chia-Hsiang Lin, Hong-Wei Huang, Ke- Horng Chen</i>	
<b>A Process Variation Compensation Scheme Using Cell-Based Forward Body-biasing Circuits Usable for 1.2V Design</b> .....	31
<i>Fumihiko Tachibana, Hironori Sato, Takahiro Yamashita, Hiroyuki Hara, Takeshi Kitahara, Shuou Nomura, Fumiyuki Yamane, Yoshiro Tsuboi, Keiko Seki, Shuuji Matsumoto, Yoshinori Watanabe, Mototsugu Hamada</i>	
<b>Built-in Resistance Compensation (BRC) Technique for Fast Charging Li-Ion Battery Charger</b> .....	35
<i>Chia-Hsiang Lin, Hong-Wei Huang, Ke-Horng Chen</i>	

## SESSION 4- HIGH-SPEED TEST, CHARACTERIZATION, AND DEBUG

<b>A Voltage Drop Aware Crosstalk Measurement with Multi-Aggressors in 65 nm Process</b> .....	41
<i>Genichi Tanaka, Kan Takeuchi, Minoru Ito, Hiroaki Matsushita</i>	

<b>Measurements of the Silicon Die Characteristics of Packaged Drivers for High-Speed I/O (INVITED)</b> .....	45
<i>Gerry Talbot and Edoardo Prete</i>	
<b>Inductor-Based ESD Protection under CDM-like ESD Stress Conditions for RF Applications</b> .....	53
<i>Steven Thijs, Mototsugu Okushima, Jonathan Borremans, Philippe Jansen, Dimitri Linten, Mirko Scholz, Piet Wambacq and Guido Groeseneken</i>	
<b>Non-Destructive IC Defect Localization Using Optical Beam-Based Imaging (INVITED)</b> .....	57
<i>Edward Cole Jr.</i>	

## **SESSION 5- BROADBAND CIRCUIT TECHNIQUES FOR EMERGING WIRELESS COMMUNICATIONS**

<b>Emerging Application Opportunities for SiGe Technology (INVITED)</b> .....	63
<i>John Cressler</i>	
<b>A 0.8GHz-10.6GHz SDR Low-Noise Amplifier in 0.13-<math>\mu</math>m CMOS</b> .....	71
<i>Shuzuo Lou and Howard Luong</i>	
<b>A 1.3-6 GHz Triple-Mode CMOS VCO Using Coupled Inductors</b> .....	75
<i>Zahra Safarian and Hossein Hashemi</i>	

## **SESSION 6- ADVANCED SoC/SiP INTEGRATION AND CO-DESIGN**

<b>A SOC/SOP Co-design Approach for mmW CMOS in QFN Technology (INVITED)</b> .....	81
<i>Joy Laskar, Stephane Pinel, Padmanava Sen, Bevin Perumana, Debasis Dawn, David Yeh and Francesco Barale</i>	
<b>Chip to Carrier C4 Technology Challenges with Pb-free Solders (INVITED)</b> .....	89
<i>Eric Perfecto, Brian Sundlof, Kamallesh Srivastava and Minhua Lu</i>	
<b>A Study on Process-compatibility in CMOS-first MEMS-last Integration</b> .....	93
<i>Kazuhiro Takahashi, Makoto Mita, Hiroyuki Fujita, Kazuhiro Suzuki, Hideyuki Funaki, Kazuhiko Itaya, Hiroshi Toshiyoshi</i>	

## **SESSION 7- HIGH RESOLUTION CONVERTERS**

<b>A 101-dB SNR Hybrid Delta-Sigma Audio ADC using Post Integration Time Control</b> .....	99
<i>Moo-Yeol Choi, Sung-No Lee, Seung-Bin You, Wang-Seup Yeum, Ho-Jin Park, Jae-Whui Kim and Hae-Seung Lee</i>	
<b>An 8.1 mW, 82 dB Delta-Sigma ADC with 1.9 MHz BW and -98 dB THD</b> .....	103
<i>Kyehyung Lee, Matthew R. Miller and Gabor C. Temes</i>	
<b>A 2.5mhz Bw and 78db Sndr Delta-sigma Modulator Using Dynamically Biased Amplifiers</b> .....	107
<i>Yan Wang, KyeHyung Lee and Gabor Temes</i>	
<b>74dB SNDR Multi-Loop Sturdy-MASH Delta-Sigma Modulator Using 35dB Opamp Gain</b> .....	111
<i>Nima Maghari, Sunwoo Kwon and Un-Ku Moon</i>	
<b>A/D Converter Trends: Power Dissipation, Scaling and Digitally Assisted Architectures (INVITED)</b> .....	115
<i>Boris Murmann</i>	

<b>A 16b 10MS/s Digitally Self-Calibrated ADC with Time Constant Control</b> .....	123
<i>Tae-Hwan Oh, Ho-Young Lee, Ju-Hwa Kim, Ho-Jin Park, Kyoung-Ho Moon, Jae-Whui Kim and Hae-Seung Lee</i>	

<b>A 15b Power-Efficient Pipeline A/D Converter Using Non-Slewing Closed-Loop Amplifiers</b> .....	127
<i>Shoji Kawahito, Kazutaka Honda, Zheng Liu, Keita Yasutomi and Shinya Itoh</i>	

## **SESSION 8- CHARACTERIZATION AND TEST METHODS FOR DEVICE VARIABILITY IN NANOSCALE TECHNOLOGIES**

<b>An Array-Based Test Circuit for Fully Automated Gate Dielectric Breakdown Characterization</b> .....	133
<i>John Keane, Shrinivas Venkatraman, Paulo Butzen, Chris Kim</i>	

<b>A High Sensitivity Process Variation Sensor Utilizing Sub-threshold Operation</b> .....	137
<i>Mesut Meterelliyoz, Peilin Song, Franco Stellari, Jaydeep P. Kulkarni and Kaushik Roy</i>	

<b>Measurement and Analysis of Variability in 45nm Strained-Si CMOS Technology</b> .....	141
<i>Liang-Teck Pang, Borivoje Nikolic</i>	

<b>Within-Die Gate Delay Variability Measurement using Re-configurable Ring Oscillator</b> .....	145
<i>Bishnu Prasad Das, Bharadwaj Amrutur, H.S. Jamadagni, N.V. Arvind and V. Visvanathan</i>	

<b>Expected Vectorless Teacher-Student Swap (TSS) Test Method with Dual Power Supply Voltages for 0.3V Homogeneous Multi-core LSI's</b> .....	149
<i>Taro Niiyama, Koichi Ishida, Makoto Takamiya and Takayasu Sakurai</i>	

## **SESSION 9- BROADBAND CIRCUIT TECHNIQUES FOR EMERGING WIRELESS COMMUNICATIONS**

<b>MIMO Techniques for High Data Rate Radio Communications (INVITED)</b> .....	155
<i>Yorgos Palaskas, Ashoke Ravi and Stefano Pellerano</i>	

<b>Wireless Interconnection within a Hybrid Engine Controller Board</b> .....	163
<i>Swaminathan Sankaran, Kyujin Oh, Hsinta Wu and Kenneth O</i>	

## **SESSION 10- PANEL DISCUSSION**

**Sure, Moore's Law Can Continue, But Should It:**

<b>A 0.6-to-1V Inverter-Based 5-bit Flash ADC in 90nm Digital CMOS</b> .....	171
<i>Jonathan Proesel and Lawrence Pileggi</i>	

<b>A 10~15b 60MS/s Floating-Point ADC with Digital Gain and Offset Calibration</b> .....	175
<i>Yun-Shiang Shu, Moon- Jung Kyung, Wei-Ming Lee, Bang-Sup Song and Bedabrata Pain</i>	

<b>Digital Correction of Dynamic Track-and-Hold Errors Providing SFDR &gt; 83 dB up to fin = 470 MHz</b> .....	179
<i>Parastoo Nikaeen and Boris Murmann</i>	

<b>A 65nm CMOS 1.2V 12b 30MS/s ADC with Capacitive Reference Scaling</b> .....	183
<i>Kang-Jin Lee, Kyoung-Jun Moon, Kwang-Sung Ma, Kyoung-Ho Moon and Jae-Whui Kim</i>	

<b>A Continuous-time Input Pipeline ADC</b> .....	187
<i>David Gubbins, Bumha Lee, Pavan Kumar Hanumolu and Un-Ku Moon</i>	

<b>A 0.8 V Asynchronous ADC for Energy Constrained Sensing Applications</b> .....	191
<i>Michael Trakimas and Sameer Sonkusale</i>	

<b>Modeling, Design and Optimization of Hybrid Electromagnetic and Piezoelectric MEMS Energy Scavengers .....</b>	<b>195</b>
<i>Xiaochun Wu, Alireza Khaligh and Yang Xu</i>	
<b>Amorphous Silicon Logic Circuits on Flexible Substrates .....</b>	<b>199</b>
<i>Rahul Shringarpure, Lawrence Clark, Sameer Venugopal, David Allee and Shrinivas Uppili</i>	
<b>Frequency Tunable Silicon Carbide Resonators for MEMS Above IC .....</b>	<b>203</b>
<i>Frederic Nabki, Tomas A. Dusatko, Mourad N. El-Gamal</i>	
<b>MEMS Wafer-Level Vacuum Packaging with Transverse Interconnects for CMOS Integration .....</b>	<b>207</b>
<i>Dominique Lemoine, Paul-Vahé Cicek, Frederic Nabki, Mourad El-Gamal</i>	
<b>Variation-Tolerant Spin-Torque Transfer (STT) MRAM Array for Yield Enhancement .....</b>	<b>211</b>
<i>Jing Li, Haixin Liu, Sayeef Salahuddin and Kaushik Roy</i>	
<b>Pure Logic CMOS Based Embedded Non-Volatile Random Access Memory for Low Power RFID Application .....</b>	<b>215</b>
<i>Liyang Pan, Xian Luo, Yaru Yan, Jirong Ma, Dong Wu and Jun Xu</i>	
<b>A High-speed, Low-power 3D-SRAM Architecture.....</b>	<b>219</b>
<i>H. Henry Nho, Mark Horowitz and S. Simon Wong</i>	
<b>Early Prediction of Product Performance and Yield Via Technology Benchmark.....</b>	<b>223</b>
<i>Choongyeun Cho, Daeik Kim, Jonghae Kim, Daihyun Lim and Sangyeun Cho</i>	
<b>A FPGA Vernier Digital-to-Time Converter with 3.56ps Resolution and -0.23~+0.2LSB Inaccuracy.....</b>	<b>227</b>
<i>Poki Chen, Juan-Shan Lai and Po-Yu Chen</i>	
<b>RASP 2.8: A New Generation of Floating-gate based Field Programmable Analog Array .....</b>	<b>231</b>
<i>Arindam Basu, Christopher M. Twigg, Stephen Brink, Paul Hasler, Csaba Petre, Shubha Ramakrishnan, Scott Koziol and Craig Schlotzman</i>	
<b>Modeling of Triple-Well Isolation and the Loading Effects On Circuits up to 50 GHz.....</b>	<b>235</b>
<i>Piljae Park and C. Patrick Yue</i>	
<b>A General Weak Nonlinearity Model for LNAs .....</b>	<b>239</b>
<i>Wei Cheng, Anne Johan Annema, Jeroen Croon, Dick Klaassen and Bram Nauta</i>	
<b>Modeling and Synthesis of Wide-B, Switched- Resonators for VCOs.....</b>	<b>243</b>
<i>Bodhisatwa Sadhu, Umaikhe Omole and Ramesh Harjani</i>	
<b>Faster Statistical Cell Characterization using Adjoint Sensitivity Analysis .....</b>	<b>247</b>
<i>Ben Gu, Kiran Gullapalli, Yun Zhang and Savithri Sundareswaran</i>	
<b>An ESD-Protected 5-GHz Differential Low-Noise Amplifier in a 130-nm CMOS Process .....</b>	<b>251</b>
<i>Yuan-Wen Hsiao and Ming-Dou Ker</i>	
<b>A 65nm 3.4Gbps HDMI TX PHY with Supplyregulated Dual-tuning PLL and Blending Multiplexer .....</b>	<b>255</b>
<i>Jongshin Shin, Jaehyun Park, Bongjin Kim, Jongjae Ryu, Chiwon Kim, JiYoung Kim, Seung-Hee Yang, Hyungoo Kim and Jaewhui Kim,</i>	
<b>A Scalable Digitalized Buffer for Gigabit I/O,.....</b>	<b>259</b>
<i>Hung Wen Lu, Chau Chin Su, Chien-Nan Liu</i>	
<b>Broadband, Transimpedance Amplifier in 0.35-um SiGe BiCMOS Technology for 10-Gb/s Optical Receiver Analog Front-End Application .....</b>	<b>263</b>
<i>Ji-Chen Huang, Yu-Sheng Lai and Klaus Yune-Jane Hsu</i>	
<b>A Multifunction Transceiver RFIC for 802.11abg WLAN and DVB-H Applications .....</b>	<b>267</b>
<i>Yin Shi, Fa Foster Dai, Jun Yan, Xueqing Hu, Hua Xu, Ming Gu, Xuelian Zhang, Qiming Xu, Bei Chen, Fangxiang Chen, Peng Yu, Heping Ma, Fang Yuan and Richard Jaeger</i>	

<b>A Fully Integrated Zero-IF Mobile TV Tuner RFIC for S-b, CMMB Application</b> .....	271
<i>Yin Shi, Fa Foster Dai, Jun Yan, Xueqing Hu, Hua Xu, Ming Gu, Xuelian Zhang, Qiming Xu, Bei Chen, Fangxiong Chen, Peng Yu, Heping Ma, Fang Yuan and Richard Jaeger</i>	

## **SESSION 11- COMPACT MODELING**

<b>Compact Modeling of Multiple-Gate MOSFETs (INVITED)</b> .....	277
<i>Yuan Taur, Jooyoung Song and Bo Yu</i>	
<b>Compact Modeling and Simulation of PD-SOI MOSFETs: Current Status and Challenges (INVITED)</b> .....	285
<i>Jung-Suk Goo, Richard Williams, Glenn Workman, Qiang Chen, Sungjae Lee, Edward Nowak</i>	
<b>Modeling Ionizing Radiation Effects in Solid State Materials and CMOS Devices (INVITED)</b> .....	293
<i>Hugh Barnaby, Michael McLain, Ivan Esqueda and X. J. Chen</i>	
<b>Characterization, Simulation, Modeling of FET Source/Drain Diffusion Resistance</b> .....	301
<i>Ning Lu and Bill Dewey</i>	
<b>Analysis of the Impact of Interfacial Oxide Thickness Variation on Metal-Gate High-K Circuits</b> .....	305
<i>Minki Cho, Kingsuk Maitra and Saibal Mukhopadhyay</i>	

## **SESSION 12- HIGH SPEED A/D CONVERTERS**

<b>Time-Interleaved Analog-to-Digital Converters (INVITED)</b> .....	311
<i>David Nairn</i>	
<b>A 12b 50MSPS 34mW Pipelined ADC</b> .....	319
<i>Hao Yu, Sing Chin and Bill Wong</i>	
<b>Background ADC Calibration in Digital Domain,</b> .....	323
<i>Cheongyuen Tsang, Yun Chiu, Johan Vanderhaegen Sebastian Hoyos, Charles Chen, Robert Brodersen and Borivoje Nikolic</i>	
<b>A 1.2v 11b 100MSPS 15mW ADC Realized using 2.5b Pipelined Stage Followed by Time Interleaved SAR in 65nm Digital CMOS Process</b> .....	327
<i>Pratap Narayan Singh, Ashish Kumar, Chandrajit Debnath and Rakesh Malik</i>	
<b>A 52mW 10b 210MS/s Two-Step ADC for Digital-IF Receivers in 0.13<math>\mu</math>m CMOS</b> .....	331
<i>Zhiheng Cao and Shouli Yan</i>	
<b>A 24GS/s 5-b ADC with Closed-Loop THA in 0.18<math>\mu</math>m SiGe BiCMOS</b> .....	335
<i>Jaesik Lee, Joseph Weiner, Pascal Roux, Andreas Leven and Young-Kai Chen, Alcatel-Lucent</i>	

## **SESSION 13: BIOMEDICAL, SENSORS AND MEMS**

<b>A Biomedical Implantable FES Battery-Powered Micro-Stimulator (INVITED)</b> .....	341
<i>Eusebiu Matei, Edward Lee, John Gord, Patrick Nercessian, Phil Hess, Howard Stover, Taihu Li and James Wolfe</i>	
<b>CMOS LSI-based Multi-chip Flexible Retinal Prosthesis Device for Subretinal Implantation</b> .....	349
<i>Takashi Tokuda, Shigeki Sawamura, Yasuo Terasawa, Yasuo Tano and Jun Ohta,</i>	

<b>A CMOS TDC-Based Digital Magnetic Hall Sensor Using the Self Temperature Compensation</b> .....	353
<i>Young- Jae Min and Soo-Won Kim</i>	
<b>A Micro-Power Neural Spike Detector and Feature Extractor in .13<math>\mu</math>m CMOS</b> .....	357
<i>Jeremy Holleman, Apurva Mishra, Chris Diorio and Brian Otis</i>	
<b>A Compact and Programmable High-Frequency Oscillator Based on a MEMS Resonator</b> .....	361
<i>Frederic Nabki, Tomas A. Dusatko, Mourad N. El-Gamal</i>	

## **SESSION 14- ADVANCED SoCs- TECHNIQUES AND APPLICATIONS**

<b>Characterization and Design for Variability and Reliability (INVITED)</b> .....	367
<i>Kevin Nowka, Sani Nassif and Kanak Agarwal</i>	
<b>A 9Gbit/s Serial Transceiver for On-chip Global Signaling over Lossy Transmission Lines</b> .....	373
<i>JunYoung Park, Joshua Kang, Sunghyun Park, Michael Flynn</i>	
<b>A 28mW OFDM Baseband Receiver Chip for DVBT/ H with All Digital Synchronization</b> .....	377
<i>Ting-Chen Wei, Wei-Chang Liu, Chi-Yao Tseng, Syu-Siang Long, Shyh-Jye Jou and Muh-Tian Shiue</i>	
<b>Nonvolatile Magnetic Flip-Flop for Standby-powerfree SoCs</b> .....	381
<i>Noboru Sakimura, Tadahiko sugibayashi, Ryusuke Nebshi, Naoki Kasai</i>	
<b>A Fully Integrated Pulsed-LASER Time-of-Flight Measurement System with 12ps Single-Shot Precision</b> .....	385
<i>Tino Copani, Bert Vermeire, Anuj Jain, Habib Karaki, Kailash Chandrashekar, Sushmit Goswami, Jennifer Kitchen, Hoon Hee Chung, Ilker Deligoz, Bertan Bakkaloglu, Hugh Barnaby and Sayfe Kiaei</i>	
<b>A Low-Power IC Design for the Wireless Monitoring System of the Orthopedic Implants</b> .....	389
<i>Hong Chen, Jia Chen, Yi Chen, Ming Liu, Chun Zhang and Zihua Wang</i>	
<b>Tessellation-Enabled Shader for a Bandwidth- Limited 3D Graphics Engine</b> .....	393
<i>Kyusik Chung, Chang- Hyo Yu, Donghyun Kim and Lee-Sup Kim</i>	

## **SESSION 15- IC TECHNOLOGY – MORE MOORE AND MORE THAN MOORE**

<b>Lithography Options for the 32nm Half Pitch Node and Beyond (INVITED)</b> .....	399
<i>Kurt Ronse, Philippe Jansen, Roel Gronheid, Eric Hendrickx, Mireille Maenhoudt, Mieke Goethals and Geert Vandenberghe</i>	
<b>45nm High-k + Metal Gate Strain-Enhanced CMOS Transistors (INVITED)</b> .....	407
<i>Chris Auth</i>	
<b>Will BiCMOS Stay Competitive for mmW Applications (INVITED)</b> .....	415
<i>Patrice Garcia, Alain Chantre, Sebastien Pruvost, Pascal Chevalier, Sean Nicolson, David Roy, Sorin Voinigescu, Christophe Garnier</i>	
<b>Microelectronics for the Real World: "Moore" versus "More than Moore" (INVITED)</b> .....	423
<i>John Kent and Jagdish Prasad</i>	

## **SESSION 16- EMBEDDED MEMORY**

<b>A 512-KB Level-2 Cache Design in 45 nm for sub- 2W Low Power IA Processor Silverthorne</b> .....	433
<i>Mohammed Taufique, Alex Okpiz, Haseeb Ahmed, John Riley, Mohammad Hasan, Gian Gerosa</i>	

<b>A Voltage Scalable 0.26V, 64kb 8T SRAM with Vmin Lowering Techniques and Deep Sleep Mode</b> .....	437
<i>Tae-Hyoung Kim, Jason Liu and Chris H. Kim</i>	
<b>Compensation of Systematic Variations Through Optimal Biasing of SRAM Wordlines</b> .....	441
<i>Andrew Carlson, Zheng Guo, Liang-Teck Pang, Tsu-Jae King Liu and Borivoje Nikolic</i>	
<b>Variation-Tolerant SRAM Sense-Amplifier Timing Using Configurable Replica Bitlines</b> .....	445
<i>Umut Arslan, Mark P. McCartney, Mudit Bhargava, Xin Li, Ken Mai, Lawrence T. Pileggi</i>	
<b>A 135mV 0.13<math>\mu</math>W Process Tolerant 6T Subthreshold DTMOS SRAM in 90nm Technology</b> .....	449
<i>Myeong-Eun Hwang and Kaushik Roy</i>	
<b>Robust Ultra-Low Voltage ROM Design,</b> .....	453
<i>Mingoo Seok, Scott Hanson, Jae-Sun Seo, Dennis Sylvester, David Blaauw</i>	
<b>A Million Cycle 0.13<math>\mu</math>m 1Mb Embedded SONOS Flash Memory Using Successive Approximated Read Calibration</b> .....	457
<i>Nan Wang, Xiang Yao, Yu Lei, Guoyou Feng, Qiaohua Dong, Liang Xu, Lu Guo and Zi Wang</i>	

## **SESSION 17- CLOCKING CIRCUITS**

<b>A Wide Tuning Range (1 GHz-to-15 GHz) Fractional-N All-Digital PLL in 45nm SOI</b> .....	463
<i>Alexander Rylakov, Jose Tierno, George English, Michael Sperling and Daniel Friedman</i>	
<b>Clocking Circuits for a 16Gb/s Memory Interface,</b> .....	467
<i>Ting Wu, Xudong Shi, Kambiz Kaviani, Haechang Lee, Jung-Hoon Chun, TJ Chin, Jie Shen, Rich Perego and Ken Chang</i>	
<b>A 1V 15.6mW 1-2GHz -119dBc/Hz @ 200kHz clock multiplying DLL</b> .....	471
<i>Sander Gierkink</i>	
<b>A 0.5-to-2.5GHz Supply-Regulated PLL with Noise Sensitivity of -28dB</b> .....	475
<i>Abhijith Arakali, Srikanth Gondi, Pavan Kumar Hanumolu</i>	
<b>20 GHz Low Power QVCO and De-skew Techniques in 0.13<math>\mu</math>m Digital CMOS</b> .....	479
<i>Masum Hossain and Anthony Chan Carusone</i>	
<b>A 3 GHz Spread Spectrum Clock Generator for SATA Applications Using Chaotic PAM Modulation</b> .....	483
<i>Fabio Pareschi, Gianluca Setti and Riccardo Rovatti</i>	
<b>A 1.5 GHz Spread Spectrum Clock Generator with 5000ppm Piecewise Linear Modulation</b> .....	487
<i>Minyoung Song, Sunghoon Ahn, Inhwa Jung, Yontae Kim and Chulwoo Kim</i>	
<b>A 8x5 Gb/s Source-Synchronous Receiver with Clock Generator Phase Error Correction</b> .....	491
<i>Ankur Agrawal, Pavan Kumar Hanumolu and Gu-Yeon Wei</i>	

## **SESSION 18- MILLIMETER-WAVE CIRCUIT TECHNIQUES**

<b>Millimeter-wave CMOS Integrated Circuits for Gigabit WPAN Applications (INVITED)</b> .....	497
<i>Tian-Wei, Huang and Huei Wang</i>	
<b>A Zero-IF 60GHz Transceiver in 65nm CMOS with &gt; 3.5Gb/s Links</b> .....	505
<i>Alexander Tomkins, Ricardo A. Aroca, Takuji Yamamoto, Sean T. Nicolson, Yoshiyasu Doi and Sorin P. Voinigescu</i>	



<b>Low-Cost Fully Integrated BiCMOS Transceiver for Pulsed 24-GHz Automotive Radar Sensors</b> .....	509
<i>Laurence Moquillon, Patrice Garcia, Sebastien Pruvost, Stephane Le Tual, Maxime Marchetti, Laurent Chabert, Nicole Bertholet, Angelo Scuderi, Salvatore Scaccianoce, Alberto Serratore, Nicolo Ivan Piazzese, Cedric Dehos and Dominique Morche</i>	
<b>A 0.13um CMOS Fully Differential Receiver with On-Chip Baluns for 60GHz Broadband Wireless Communications</b> .....	513
<i>Chao-Shiun Wang, Juin-Wei Huang, Kun-Da Chu and Chornng-Kuang Wang</i>	
<b>A Low power 20 GHz 1.5 Gb/s CMOS Injection- Pulling FSK Modulator and Frequency Discriminator for 60GHz Links</b> .....	517
<i>Shon-Hang Wen, Chao-Shiun Wang and Chornng-Kuang Wang</i>	
<b>A 24/77GHz Dual-B, BiCMOS Frequency Synthesizer</b> .....	521
<i>Vipul Jain, Babak Javid and Payam Heydari</i>	
<b>An X/Ku-B, Frequency Synthesizer Using A 9- Bit Quadrature DDS</b> .....	525
<i>Xuefeng Yu, Fa Foster Dai, Dayu Yang, J. David Irwin, Richard C. Jaeger,</i>	
<b>A Dynamic Offset Control Technique for Comparator Design in Scaled CMOS Technology</b> .....	531
<i>Xiaolei Zhu, Yanfei Chen, Masaya Kibune, Yasumoto Tomita, Takayuki Hamada, Hirotaaka Tamura, Sanroku Tsukamoto, Tadahiro Kuroda,</i>	
<b>A Low-Voltage OP Amp with Digitally Controlled Algorithmic Approximation</b> .....	535
<i>Dong-Woo Jee, Seung- Jin Park, Hong-June Park and Jae-Yoon Sim,</i>	
<b>A 105.5 dB, 0.49 mm<sup>2</sup> Audio Sigma Delta Modulator using Chopper Stabilization and Fully Randomized DWA</b> .....	539
<i>Yi-Gyeong Kim, Min-Hyung Cho, Kwi-Dong Kim, Jong-Kee Kwon and Jongdae Kim</i>	
<b>An Ultra Low Power 1V, 220nW Temperature Sensor for Passive Wireless Applications</b> .....	543
<i>Yu- Shiang Lin, Dennis Sylvester and David Blaauw</i>	
<b>A 9-Bit Configurable Current Source with Enhanced Output Resistance for Cochlear Stimulators</b> .....	547
<i>Song Guo, Hoi Lee and Philipos Loizou</i>	
<b>Super-Resolution: Imaging beyond the Pixel Size Limit</b> .....	551
<i>Tamer Elkhatib and Khaled Salama</i>	
<b>Polysilicon Vertical Actuator Powered with Waste Heat</b> .....	555
<i>Jorge Varona, Margarita Tecpoyotl-Torres and Anas Hamoui</i>	
<b>Low Noise uWatt Interface Circuits for Wireless Implantable Real-Time Digital Blood Pressure Monitoring</b> .....	559
<i>Peng Cong, Wen Ko and Darrin Young</i>	
<b>A Flexible Decoder IC for WiMAX QC-LDPC Codes</b> .....	563
<i>Tzu-Chieh Kuo and Alan Willson</i>	
<b>Minimizing the Supply Sensitivity of CMOS Ring Oscillator by Jointly Biasing the Supply Control Voltage</b> .....	567
<i>Ping-Hsuan Hsieh, Jay Maxey, Chih-Kong Ken Yang</i>	
<b>The Superchip: Innovative Teaching of IC Design and Manufacture</b> .....	571
<i>Peter Wilson, Reuben Wilcock, Matthew Swabey, Iain McNally and Bashir Al-Hashimi</i>	
<b>A 3D Graphics Processor with Fast 4D Vector Inner Product Units and Power Aware Texture Cache</b> .....	575
<i>Jae-Sung Yoon, Donghyun Kim, Chang-Hyo Yu and Lee-Sup Kim</i>	

<b>Timing Yield Enhancement Through Soft Edge Flip-Flop Based Design</b> .....	579
<i>Michael Wieckowski Young, Min Park, Carlos Tokunaga, Dong Woon Kim, Zhiyoong Foo, Dennis Sylvester and David Blaauw</i>	
<b>1/5 Power Reduction by Global Optimization based on Fine-Grained Body Biasing</b> .....	583
<i>Yasumi Nakamura, David Levacq, Limin Xiao, Takuya Minakawa, Taro Niiyama, Makoto Takamiya and Takayasu Sakurai</i>	
<b>A DC-DC Converter with a Dual VCDL-based ADC and a Self-Calibrated DLL-based Clock Generator for an Energy-Aware EISC Processor</b> .....	587
<i>Sunghwa Ok, Jungmoon Kim, Gilwon Yoon, Hyunho Chu, Jaegeun Oh, Seon Wook Kim and Chulwoo Kim</i>	
<b>Active Autonomous AC-DC Converter for Piezoelectric Energy Scavenging Systems</b> .....	591
<i>Enrico Dallago, Daniele Miatton, Giuseppe Venchi, Valeria Bottarel, Giovanni Frattini, Giulio Ricotti, Monica Schipani</i>	
<b>A 10Gb/s Receiver with Linear Backplane Equalization and Mixer-Based Self-Aligned CDR</b> .....	595
<i>Simone Erba, Massimo Pozzoni, Matteo Pisati, Riccardo Brama, Davide Sanzogni, Emanuele Depaoli, Paolo Viola and Francesco Svelto</i>	
<b>A 12.5-Gbps, 7-bit Transmit DAC with 4-Tap LUTbased Equalization in 0.13<math>\mu</math>m CMOS</b> .....	599
<i>Hayun Chung, Andrew Liu and Gu-Yeon Wei</i>	
<b>Active Deskew in Injection-Locked Clocking</b> .....	603
<i>Lin Zhang, Berkehan Ciftcioglu and Hui Wu</i>	
<b>A 53 GHz DCO for mm-Wave WPAN,</b> .....	607
<i>Raffaella Genesi, Francesco M. De Paola and Danilo Manstretta</i>	
<b>Twisted Inductors for Low Coupling Mixed-Signal and RF Applications</b> .....	611
<i>Nathan Neihart, David Allstot, Matt Miller, Pat Rakers</i>	
<b>A Common-Base Linear RF Power Amplifier for 3G Cellular Applications</b> .....	615
<i>Flavio Avanzo, Francesco M De Paola and Danilo Manstretta</i>	
<b>Design of Low Power CMOS Ultra-Wideband, 3.1- 10.6 GHz Pulse-Based Transmitters</b> .....	619
<i>Kuan-Yu Lin and Mourad El-Gamal</i>	

## **SESSION 19- LOW POWER AND NON-TRADITIONAL RF TRANCEIVERS**

<b>Energy-efficient Wireless Front-end Concepts for Ultra Low Power Radio (INVITED)</b> .....	625
<i>John R. Long, Wanghua Wu, Yunzhi Dong, Yi Zhao, Mihai A.T. Sanduleanu, John F.M. Gerrits and Gerrit van Veenendaal</i>	
<b>A 0.4 nJ/b 900MHz CMOS BFSK Super- Regenerative Receiver</b> .....	629
<i>James Ayers, Kartikeya Mayaram and Terri Fiez</i>	
<b>A 900-MHz Low-Power Transmitter With Fast Frequency Calibration For Wireless Sensor Networks</b> .....	633
<i>Napong Panitantum, Kartikeya Mayaram, Terri Fiez</i>	
<b>A 3.5-mW 15-Mbps O-QPSK Transmitter for Realtime Wireless Medical Imaging Applications</b> .....	637
<i>Yao- Hong Liu and Tsung-Hsien Lin</i>	
<b>A CMOS Direct Conversion Transmitter With IEEE 802.22 Cognitive Radio Applications</b> .....	641
<i>Jongsik Kim, Seungsoo Kim, Jaewook Shin, Youngcho Kim, Junki Min, Kihong Kim and Hunchol Shin,</i>	

<b>A 5-GHz Wireless LAN Transmitter with Integrated Tunable High-Q RF Filter</b> .....	645
<i>Robert Wiser, Masoud Zargari, David Su and Bruce Wooley</i>	

## **SESSION 20- ADVANCED WIRELINE TECHNIQUES**

<b>A 6.5 Gb/s Backplane Transmitter with 6-tap FIR Equalizer and Variable Tap Spacing</b> .....	651
<i>Mike Bichan and Anthony Chan Carusone</i>	
<b>Phase-Locking in Wireline Systems: Present and Future (INVITED)</b> .....	655
<i>Behzad Razavi</i>	
<b>A 20Gb/s SerDes Transmitter with Adjustable Source Impedance and 4-tap Feed-Forward Equalization in 65nm Bulk CMOS</b> .....	663
<i>Rick Philpott, James Humble, Robert Kertis, Karl Fritz, Barry Gilbert, Erik Daniel</i>	
<b>Wideband, mmWave CML Static Divider in 65nm SOI CMOS Technology (INVITED)</b> .....	667
<i>Daeik Kim, Choongyeun Cho, Jonghae Kim, Jean-Olivier Plouchart</i>	
<b>A 32/16 Gb/s 4/2-PAM Transmitter with PWM Pre- Emphasis and 1.2 Vpp per side Output Swing in 0.13-<math>\mu</math>m CMOS</b> .....	675
<i>Horace Cheng and Anthony Chan Carusone</i>	
<b>A 5-Gb/s/pin Transceiver for DDR Memory Interface with a Crosstalk Suppression Scheme</b> .....	679
<i>Kwang-Il Oh, Lee-Sup Kim, Kwang-Il Park, Young- Hyun Jun and Kinam Kim</i>	
<b>EMI Resisting Smart-power Integrated LIN Driver with Reduced Slope Pumping</b> .....	683
<i>Jean-Michel Redouté and Michiel Steyaert</i>	

## **SESSION 21- LEVERAGING THE THIRD DIMENSION**

<b>Stacking Technology Based on 8-inch Wafers using Direct Connection between TSV and Microbump</b> .....	689
<i>Nobuaki Miyakawa, Eiri Hashimoto, Takanore Maebashi, Natsuo Nakamura, Yutaka Sacho, Shigeto Nakayama, Shinjiro Toyoda</i>	
<b>Clock Distribution Networks for 3-D Integrated Circuits</b> .....	693
<i>Vasilis Pavlidis, Ioannis Savidis and Eby Friedman</i>	
<b>Inter-Die Signaling in Three Dimensional Integrated Circuits</b> .....	697
<i>Christopher Mineo, Ravi Jenkal, Samson Melamed and W. Rhett Davis</i>	
<b>Variability in 3-D Integrated Circuits,</b> .....	701
<i>Filipp Akopyan, Carlos Tadeo Ortega Otero, David Fang, Sandra Jackson and Rajit Manohar</i>	
<b>3D Heterogeneous Integrated Systems: Liquid Cooling, Power Delivery, Implementation (INVITED)</b> .....	705
<i>Muhannad Bakir, Calvin King, Deepak Sekar, Hiren Thacker, Bing Dang, Gang Huang, Azad Naeemi and James Meindl</i>	
<b>SiP for GSM/EDGE in CMOS Technology,</b> .....	713
<i>Giuseppe Li Puma, Ernst Kristan, Paolo De Nicola, Cyril Vannier, Braam Greyling and Salvatore Piccolella</i>	
<b>Heterogeneous Multicore SoC for Secure Multimedia Applications</b> .....	717
<i>Hiroyuki Kondo, Masami Nakajima, Sugako Otani, Osamu Yamamoto, Norio Masui, Naoto Okumura, Mamoru Sakugawa, Masaya Kitao, Koichi Ishimi, Masayuki Sato, Fumitaka Fukuzawa, Kazuhiro Inaoka, Yoshihiro Saito, Kazutami Arimoto and Toru Shimizu</i>	

<b>A 159.2mW SoC Implementation of T-DMB Receiver including Stacked Memories</b> .....	721
<i>Joohyun Lee, Sungdo Kim, Jinkyu Kim, Duckhwan Kim, Youngsu Kwon, Minseok Choi, Kihyuk Park, Bontae Koo, Nakwoong Eum and Hyuckjae Lee</i>	

## **SESSION 22- NOISE AND OSCILLATOR SIMULATION**

<b>Modeling, Measurement and Mitigation of Crosstalk Noise Coupling in 3D-Ics</b> .....	727
<i>Liuchun Cai, Ramesh Harjani</i>	
<b>A Method Using Circuit/Substrate Macro Modeling to Analyze Substrate Noise in a 3.2-GHz 350Mtransistor Microprocessor</b> .....	731
<i>Mikiki Sode, Mikihiro Kajita, Naoya Nakayama and Satoshi Nakamoto,</i>	
<b>Characterization of Random Decision Errors in Clocked Comparators</b> .....	735
<i>Brian Leibowitz, Jaeha Kim, Jihong Ren and Christopher Madden</i>	
<b>Noise Tolerant Oscillator Design Using Perturbation Projection Vector Analysis</b> .....	739
<i>Igor Vytyaz, Josh Carnes, Ting Wu, Pavan Hanumolu, Un-Ku Moon and Kartikeya Mayaram</i>	
<b>Strong Injection Locking of Low-Q LC Oscillators,</b> .....	743
<i>Mozhgan Mansuri, Frank O'Mahony, Ganesh Balamurugan, James Jaussi, Joseph Kennedy, Sudip Shekhar, Randy Mooney and Bryan Casper</i>	

## **SESSION 23- ANALOG TECHNIQUES**

<b>A Low Power 1.3GHz Dual-Path Current Mode Gm-C Filter</b> .....	749
<i>Manisha Gambhir, Vijay Dhanasekaran, Jose Silva-Martinez and Edgar Sanchez-Sinencio</i>	
<b>A 1V Downconversion Filter Using Duty-cycle Controlled Bandwidth Tuning</b> .....	753
<i>Peter Kurahashi, Pavan Kumar Hanumolu and Un-Ku Moon</i>	
<b>A Reconfigurable FIR Filter Embedded in a 9b Successive Approximation ADC</b> .....	757
<i>Joshua Kang, David Lin, Li Li and Michael Flynn</i>	
<b>Voltage References for Ultra-Low Supply Voltages (INVITED)</b> .....	761
<i>Peter Kinget, Christos Vezirtzis, Ed Chiang, B. Hung and T.L. Li</i>	
<b>Design of Bandgap Voltage Reference Circuit with all TFT Devices on Glass Substrate in a 3-<math>\mu</math>m LTPS Process</b> .....	767
<i>Ting-Chou Lu, Ming-Dou Ker, Hsiao-Wen Zan, Chung-Hung Kuo, Chun-Huai Li, Yao-Jen Hsieh and Chun-Ting Liu</i>	
<b>Deep Submicron Effects on Data Converter Building Blocks (INVITED)</b> .....	771
<i>William Evans and David Burnell</i>	

## **SESSION 24- ADVANCED SUBSYSTEMS FOR CONNECTIVITY AND CELLULAR RADIO**

<b>A Highly Linear SAW-less CMOS Receiver Using a Mixer with Embedded Tx Filtering for CDMA</b> .....	777
<i>Nansoo Kim, Lawrence E. Larson and Vladimir Aparin</i>	
<b>High-power Digital Envelope Modulator for a Polar Transmitter in 65nm CMOS</b> .....	781
<i>Manel Collados, Paul T.M. van Zeijl and Nenad Pavlovic</i>	
<b>A 2.4GHz, 20dBm Class-D PA with Single-Bit Digital Polar Modulation in 90nm CMOS</b> .....	785
<i>Jason T. Stauth and Seth R. Sanders</i>	

**Linearity and Efficiency Enhancement Strategies for 4G Wireless Power Amplifier  
Designs (INVITED)**.....789  
*Larry Larson, Donald Kimball and Peter Asbeck*

**An Analog Enhanced All Digital RF Fractional-N PLL With Self-Calibrated Capability**.....797  
*Ping-Ying Wang, Jing-Hong Zhan, Hsiang-Hui Chang and Bing- Yu Hsieh*

**A Delta-Sigma Fractional-N Synthesizer with Customized Noise Shaping for  
WCDMA/HSDPA Applications** .....801  
*Xueyi Yu, Yuanfeng Sun, Woogeun Rhee, Zhihua Wang, Hyung Ki Ahn, Byeong-Ha Park*

**Author Index**