

2008 IEEE/ACM International Conference on Computer-Aided Design Digest of Technical Papers

**San Jose, CA
10-13 November 2008**

Pages 1-411



**IEEE Catalog Number: CFP 08CAD-PRT
ISBN: 978-1-4244-2819-9**

TABLE OF CONTENTS

VOLUME 1

Session 1A	Floorplanning
<i>Moderators:</i>	<i>Bill Halpin – Synopsys, Inc.</i>
	<i>Louis Scheffer – Janelia Farm, Howard Hughes Medical Institute</i>
1A.1	Network Flow-based Power Optimization under Timing Constraints in MSV-driven Floorplanning 1
	<i>Qiang Ma, Evangeline F.Y. Young</i>
1A.2	Linear Constraint Graph for Floorplan Optimization with Soft Blocks 9
	<i>Jia Wang, Hai Zhou</i>
1A.3	A Novel Fixed-outline Floorplanner with Zero Deadspace for Hierarchical Design 16
	<i>Ou He, Sheqin Dong, Jinian Bian, Satoshi Goto, Chung-Kuan Cheng</i>
Session 1B	Logic and High-level Synthesis
<i>Moderators:</i>	<i>Sunil P. Khatri – Texas A&M Univ.</i>
	<i>Victor Kravets – IBM Corp., T.J. Watson Research Center</i>
1B.1	Synthesis from Multi-cycle Atomic Actions as a Solution to the Timing Closure Problem 24
	<i>Michał Karczmarek, Arvind</i>
1B.2	To SAT or Not to SAT: Ashenhurst Decomposition in a Large Scale 32
	<i>Hsuan-Po Lin, Jie-Hong R. Jiang, Ruei-Rung Lee</i>
1B.3	Boolean Factoring and Decomposition of Logic Networks 38
	<i>Alan Mishchenko, Robert K. Brayton, Satrajit Chatterjee</i>
1B.4	On the Numbers of Variables to Represent Sparse Logic Functions 45
	<i>Tsutomu Sasao</i>
Session 1C	Test Power and Temperature Control
<i>Moderators:</i>	<i>Kartik Mohanram – Rice Univ.</i>
	<i>Jim Plusquellec – Univ. of New Mexico</i>
1C.1	Effective IR-drop Reduction in At-speed Scan Testing using Distribution-controlling X-Identification 52
	<i>Kohei Miyase, Kenji Noda, Hideaki Ito, Kazumi Hatayama, Takashi Aikyo, Yuta Yamato, Hiroshi Furukawa, Xiaoqing Wen, Seiji Kajihara</i>
1C.2	Temperature-aware Test Scheduling for Multiprocessor Systems-on-Chip 59
	<i>David R. Bild, Sanchit Misra, Thidapat Chantem, Prabhat Kumar, Robert P. Dick, X. Sharon Hu, Li Shang, Alok Choudhary</i>

1C.3	On Capture Power-aware Test Data Compression for Scan-based Testing	67
	<i>Jia Li, Xiao Liu, Yubin Zhang, Yu Hu, Xiaowei Li, Qiang Xu</i>	
Session 1D	Simulation and Optimization of Analog Systems	
<i>Moderators:</i>	<i>Eric Grimme – Intel Corp.</i>	
	<i>Saurabh Tiwary – Cadence Research Labs</i>	
1D.1	MAPS: Multi-algorithm Parallel Circuit Simulation	73
	<i>Xiaoji Ye, Wei Dong, Peng Li, Sani Nassif</i>	
1D.2	Yield-aware Hierarchical Optimization of Large Analog Integrated Circuits	79
	<i>Guo Yu, Peng Li</i>	
1D.3	Model Reduction via Projection onto Non-linear Manifolds with Applications to Analog Circuits and Bio-chemical Systems	85
	<i>Chenjie Gu, Jaijeet Roychowdhury</i>	
Session 2A	Physical Synthesis and Optimization	
<i>Moderators:</i>	<i>Masanori Hashimoto – Osaka Univ.</i>	
	<i>Patrick Groeneveld – Magma Design Automation, Inc.</i>	
2A.1	Algorithms for Simultaneous Consideration of Multiple Physical Synthesis Transforms for Timing Closure	93
	<i>Huan Ren, Shantanu Dutt</i>	
2A.2	Delay-optimal Simultaneous Technology Mapping and Placement with Applications to Timing Optimization	101
	<i>Yifang Liu, Rupesh Sheler, Jiang Hu</i>	
2A.3	PaRS: Fast and Near-optimal Grid-Based Cell Sizing for Library-Based Design	107
	<i>Tai-Hsuan Wu, Azadeh Davoodi</i>	
2A.4	A Polynomial Time Approximation Scheme for Timing Constrained Minimum Cost Layer Assignment	112
	<i>Shiyan Hu, Zhuo Li, Charles J. Alpert</i>	
2A.5	On the Decreasing Significance of Large Standard Cells in Technology Mapping	116
	<i>Jae-sun Seo, Igor L. Markov, Dennis Sylvester, David Blaauw</i>	
Session 2B	Decision Procedures in Verification	
<i>Moderators:</i>	<i>Sanjit Seshia – Univ. of California, Berkeley</i>	
	<i>Chung-Yang (Ric) Huang – National Taiwan Univ.</i>	
2B.1	Verification of Arithmetic Datapaths using Polynomial Function Models and Congruence Solving	122
	<i>Neal Tew, Priyank Kalla, Namrata Shekhar, Sivaram Gopalakrishnan</i>	
2B.2	Automated Abstraction by Incremental Refinement in Interpolant-based Model Checking	129
	<i>Marco Murciano, Gianpiero Cabodi, Paolo Camurati</i>	
2B.3	A Succinct Memory Model for Automated Design Debugging	137
	<i>Brian Keng, Hratch Mangassarian, Andreas Veneris</i>	

2B.4	The Analysis of Cyclic Circuits with Boolean Satisfiability	143
	<i>John D. Backes, Brian D. Fett, Marc D. Riedel</i>	
Session 2C	Power Estimation and Optimization	
<i>Moderators:</i>	<i>Youngsoo Shin – KAIST</i>	
	<i>Jörg Henkel – Univ. of Karlsruhe</i>	
2C.1	System-level Power Estimation using an On-chip Bus Performance Monitoring Unit	149
	<i>Youngjin Cho, Younghyun Kim, Sangyoung Park, Naehyuck Chang</i>	
2C.2	Minimizing the Energy Cost of Throughput in a Linear Pipeline by Opportunistic Time Borrowing	155
	<i>Mohammad Ghasemazar, Massoud Pedram</i>	
2C.3	Accurate Energy Break-even Time Estimation for Run-time Power Gating	161
	<i>Hao Xu, Wen-Ben Jone, Ranga Vemuri</i>	
2C.4	Simultaneous Control of Power/Ground Current, Wakeup Time and Transistor Overhead in Power Gated Circuits	169
	<i>Yongho Lee, Deog-Kyo Jeong, Taewhan Kim</i>	
Session 2D	Recent Progress in SSTA	
<i>Moderators:</i>	<i>Xin Li – Carnegie Mellon Univ.</i>	
	<i>Dusan Petranovic – Mentor Graphics Corp.</i>	
2D.1	Efficient Block-based Parameterized Timing Analysis Covering All Potentially Critical Paths ..	173
	<i>Khaled R. Heloue, Sari Onaissi, Farid N. Najm</i>	
2D.2	Adjustment-based Modeling for Statistical Static Timing Analysis with High Dimension of Variability	181
	<i>Lin Xie, Azadeh Davoodi, Jun Zhang, Tai-Hsuan Wu</i>	
2D.3	Post-silicon Timing Characterization by Compressed Sensing	185
	<i>Davood Shamsi, Petros Boufounos, Farinaz Koushanfar</i>	
2D.4	Practical, Fast Monte Carlo Statistical Static Timing Analysis: Why and How	190
	<i>Amith Singhee, Sonia Singhal, Rob A. Rutenbar</i>	
2D.5	On Efficient Monte Carlo-based Statistical Static Timing Analysis of Digital Circuits	196
	<i>Javid Jaffari, Mohab Anis</i>	
Session 3A	Placement	
<i>Moderators:</i>	<i>Bill Halpin – Synopsys, Inc.</i>	
	<i>Patrick Madden – Binghamton Univ.</i>	
3A.1	Pyramids: An Efficient Computational Geometry-based Approach for Timing-driven Placement ..	204
	<i>Tao Luo, David A. Papa, Zhuo Li, C. N. Sze, Charles J. Alpert, David Z. Pan</i>	
3A.2	Guiding Global Placement with Wire Density	212
	<i>Kalliopi Tsota, Cheng-Kok Koh, Venkataraman Balakrishnan</i>	
3A.3	Constraint Graph-based Macro Placement for Modern Mixed-size Circuit Designs	218
	<i>Hsin-Chen Chen, Yi-Lin Chuang, Yao-Wen Chang, Yung-Chung Chang</i>	

Session 3B	Sequential Synthesis	
<i>Moderators:</i>	<i>Timothy Kam – Intel Corp.</i>	
	<i>Satrajit Chatterjee – Intel Corp.</i>	
3B.1	Pulse Width Allocation with Clock Skew Scheduling for Optimizing Pulsed Latch-based Sequential Circuits	224
	<i>Hyein Lee, Seungwhun Paik, Youngsoo Shin</i>	
3B.2	A Novel Sequential Circuit Optimization with Clock Gating Logic	230
	<i>Yu-Min Kuo, Shih-Hung Weng, Shih-Chieh Chang</i>	
3B.3	Scalable and Scalably-verifiable Sequential Synthesis	234
	<i>Alan Mishchenko, Michael L. Case, Robert K. Brayton, Stephen Jang</i>	
Session 3C	System-level Thermal and Power Management	
<i>Moderators:</i>	<i>Jinfeng Liu – Synopsys, Inc.</i>	
	<i>Naehyuck Chang – Seoul National Univ.</i>	
3C.1	System-level Thermal Aware Design of Applications with Uncertain Execution Time	242
	<i>Sushu Zhang, Karam S. Chatha</i>	
3C.2	Proactive Temperature Balancing for Low Cost Thermal Management in MPSoCs	250
	<i>Ayse K. Coskun, Tajana Simunic Rosing, Kenny C. Gross</i>	
3C.3	A Framework for Predictive Dynamic Temperature Management of Microprocessor Systems ..	258
	<i>Omer Khan, Sandip Kundu</i>	
3C.4	A Voltage-frequency Island Aware Energy Optimization Framework for Networks-on-Chip	264
	<i>Wooyoung Jang, Duo Ding, David Z. Pan</i>	
Session 3D	Modeling and Simulation of Process Variability	
<i>Moderators:</i>	<i>Eric Keiter – Sandia National Labs</i>	
	<i>Subarna Sinha – Synopsys, Inc.</i>	
3D.1	Statistical Modeling of Metal-gate Work-function Variability in Emerging Device Technologies and Implications for Circuit Design	270
	<i>Hamed Dadgour, Vivek De, Kaustav Banerjee</i>	
3D.2	Large-scale Atomistic Approach to Random-Dopant-Induced Characteristic Variability in Nanoscale CMOS Digital and High-frequency Integrated Circuits	278
	<i>Yiming Li, Chih-Hong Hwang, Ta-Ching Yeh, Tien-Yeh Li</i>	
3D.3	A New Method to Improve Accuracy of Leakage Current Estimation for Transistors with Non-rectangular Gates due to Sub-wavelength Lithography Effects	286
	<i>Kuen-Yu Tsai, Meng-Fu You, Yi-Chang Lu, Philip C.W. Ng</i>	
3D.4	Linear Analysis of Random Process Variability	292
	<i>Victoria Wang, Dejan Marković</i>	

Session 4A Placement and Beyond

Moderators: *Louis Scheffer – Janelia Farm, Howard Hughes Medical Institute*
Evangeline F.Y. Young – The Chinese Univ. of Hong Kong

4A.1	Design and Optimization of a Digital Microfluidic Biochip for Protein Crystallization	297
	<i>Tao Xu, Krishnendu Chakrabarty, Vamsee K. Pamula</i>	
4A.2	Thermal-aware Floorplanning for Task Migration Enabled Active Sub-threshold Leakage Reduction	302
	<i>Hushrav Mogal, Kia Bazargan</i>	
4A.3	Deterministic Analog Circuit Placement using Hierarchically Bounded Enumeration and Enhanced Shape Functions	306
	<i>Martin Strasser, Michael Eick, Helmut Graeb, Ulf Schlichtmann, Frank M. Johannes</i>	

Session 4B Circuit and System Optimization and Modeling

Moderators: *Elad Alon – Univ. of California, Berkeley*
Dejan Marković – Univ. of California, Los Angeles

4B.1	Optimization-based Framework for Simultaneous Circuit-and-System Design-space Exploration: A High-speed Link Example	314
	<i>Ranko Sredojević, Vladimir Stojanović</i>	
4B.2	Breaking the Simulation Barrier: SRAM Evaluation through Norm Minimization	322
	<i>Lara Dolecek, Masood Qazi, Devavrat Shah, Anantha Chandrakasan</i>	
4B.3	Power Supply Noise Aware Workload Assignment for Multi-core Systems	330
	<i>Aida Todri, Małgorzata Marek-Sadowska, Joseph Kozhaya</i>	

Session 5A Global Routing

Moderators: *Mustafa Ozdal – Intel Corp.*
Prashant Saxena – Synopsys, Inc.

5A.1	NTHU-Route 2.0: A Fast and Stable Global Router	338
	<i>Yen-Jung Chang, Yu-Ting Lee, Ting-Chi Wang</i>	
5A.2	FastRoute 3.0: A Fast and High Quality Global Router Based on Virtual Capacity	344
	<i>Yanheng Zhang, Yue Xu, Chris Chu,</i>	
5A.3	Multi-layer Global Routing Considering Via and Wire Capacities	350
	<i>Chin-Hsiung Hsu, Huang-Yu Chen, Yao-Wen Chang</i>	

Session 5B System-level Simulation

Moderator: *Andreas Kuehlmann – Cadence Research Labs*

5B.1	Race Analysis for SystemC using Model Checking	356
	<i>Nicolas Blanc, Daniel Kroening</i>	
5B.2	MC-Sim: An Efficient Simulation Tool for MPSoC Designs	364
	<i>Jason Cong, Karthik Gururaj, Guoling Han, Adam Kaplan, Mishali Naik, Glenn Reinman</i>	

5B.3	Verifying External Interrupts of Embedded Microprocessor in SoC with On-chip Bus	372
	<i>Fu-Ching Yang, Jing-Kun Zhong, Ing-Jer Huang</i>	

Session 5C Analog and Memory Design Enablers

Moderators: *Peter Feldmann – IBM Corp., T.J. Watson Research Center*
Xin Li – Carnegie Mellon Univ.

5C.1	SRAM Dynamic Stability: Theory, Variability and Analysis	378
	<i>Wei Dong, Peng Li, Garng M. Huang</i>	

5C.2	Impulse Sensitivity Function Analysis of Periodic Circuits	386
	<i>Jaeha Kim, Brian S. Leibowitz, Metha Jeeradit</i>	

5C.3	Automated Extraction of Expert Knowledge in Analog Topology Selection and Sizing	392
	<i>Trent McConaghy, Pieter Palmers, Michiel Steyaert, Georges G. Gielen</i>	

5C.4	Importance Sampled Circuit Learning Ensembles for Robust Analog IC Design	396
	<i>Peng Gao, Trent McConaghy, Georges G. Gielen</i>	

**Session 5D EMBEDDED TUTORIAL: Graphene Electronics:
Design and CAD Challenges and Opportunities**

Moderators: *Subhasish Mitra – Stanford Univ.*
Iris Bahar – Brown Univ.
Organizer: *Kartik Mohanram – Rice Univ.*

5D.1	Physical Models for Electron Transport in Graphene Nanoribbons and their Junctions	400
	<i>Azad Naeemi, James D. Meindl</i>	

5D.2	Characterization and Modeling of Graphene Field-effect Devices	406
	<i>Ken Shepard, Inanc Meric, Philip Kim</i>	

VOLUME 2

5D.3	Graphene Nanoribbon FETs: Technology Exploration and CAD	412
	<i>Kartik Mohanram, Jing Guo</i>	

Session 6A Physical Design for Performance Improvement & Noise Immunity

Moderators: *C. W. Jim Chang – Synopsys, Inc.*
Shantanu Dutt – Univ. of Illinois

6A.1	Clock Buffer Polarity Assignment Combined with Clock Tree Generation for Power/Ground Noise Minimization	416
	<i>Yesin Ryu, Taewhan Kim</i>	

6A.2	Decoupling Capacitance Allocation for Timing with Statistical Noise Model and Timing Analysis	420
	<i>Takashi Enami, Masanori Hashimoto, Takashi Sato</i>	

6A.3	Transition-aware Decoupling-capacitor Allocation in Power Noise Reduction	426
	<i>Po-Yuan Chen, Che-Yu Liu, TingTing Hwang</i>	

6A.4	Placement Based Multiplier Rewiring for Cell-based Designs	430
	<i>Fan Mo, Robert K. Brayton</i>	

Session 6B Novel Design Methodologies for System Architecture**Moderators:** *Xiaojian Yang – Synopsys, Inc.**Helia Naeimi – Intel Corp.*

6B.1	Correct-by-Construction Microarchitectural Pipelining	434
	<i>Timothy Kam, Michael Kishinevsky, Jordi Cortadella, Marc Galceran-Oms</i>	
6B.2	Performance Optimization of Elastic Systems using Buffer Resizing and Buffer Insertion	442
	<i>Dmitry E. Bufistov, Jorge Júlvez, Jordi Cortadella</i>	
6B.3	Performance Estimation and Slack Matching for Pipelined Asynchronous Architectures with Choice	449
	<i>Gennette D. Gill, Vishal Gupta, Montek Singh</i>	
6B.4	Diastolic Arrays: Throughput-driven Reconfigurable Computing	457
	<i>Myong Hyon Cho, Chih-Chi Cheng, Michel Kinsky, G. Edward Suh, Srinivas Devadas</i>	

Session 6C DFM Methods for Advanced Lithography**Moderators:** *Steffen Rochel – Blaze DFM, Inc.**Azadeh Davoodi – Univ. of Wisconsin*

6C.1	Layout Decomposition for Double Patterning Lithography	465
	<i>Andrew B. Kahng, Chul-Hong Park, Xu Xu, Hailong Yao</i>	
6C.2	Electrically Driven Optical Proximity Correction Based on Linear Programming	473
	<i>Shayak Banerjee, Praveen Elakkumanan, Lars W. Liebmann, Michael Orshansky</i>	
6C.3	A Highly Efficient Optimization Algorithm for Pixel Manipulation in Inverse Lithography Technique	480
	<i>Jinyu Zhang, Min-Chun Tsai, Wei Xiong, Yan Wang, Zhiping Yu</i>	
6C.4	Overlay Aware Interconnect and Timing Variation Modeling for Double Patterning Technology	488
	<i>Jae-Seok Yang, David Z. Pan</i>	
6C.5	Exact Basic Geometric Operations on Arbitrary Angle Polygons using Only Fixed Size Integer Coordinates	494
	<i>Alexey Lvov, Ulrich Finkler</i>	

Session 7A Advances in Routing**Moderators:** *Chris Chu – Iowa State Univ.**Ting-Chi Wang – National Tsing-Hua Univ.*

7A.1	BSG-Route: A Length-matching Router for General Topology	499
	<i>Tan Yan, Martin D. F. Wong</i>	
7A.2	Double Patterning Technology Friendly Detailed Routing	506
	<i>Minsik Cho, Yongchan Ban, David Pan</i>	
7A.3	Routing for Chip-Package-Board Co-design Considering Differential Pairs	512
	<i>Jia-Wei Fang, Kuan-Hsien Ho, Yao-Wen Chang</i>	

7A.4	Area-I/O Flip-Chip Routing for Chip-Package Co-design	518
	<i>Jia-Wei Fang, Yao-Wen Chang</i>	
7A.5	Obstacle-avoiding Rectilinear Steiner Tree Construction	523
	<i>Liang Li, Evangeline F. Y. Young</i>	
Session 7B	System-level Optimization Issues in Highly Parallel Architectures	
<i>Moderators:</i>	<i>Robert P. Dick – Northwestern Univ.</i>	
	<i>Mike Kishinevsky – Intel Corp.</i>	
7B.1	Evaluation of Voltage Interpolation to Address Process Variations	529
	<i>Kevin Brownell, Gu-Yeon Wei, David Brooks</i>	
7B.2	Efficient Online Computation of Core Speeds to Maximize the Throughput of Thermally Constrained Multi-core Processors	537
	<i>Ravishankar Rao, Sarma Vrudhula</i>	
7B.3	ROADNoC: Runtime Observability for an Adaptive Network on Chip Architecture	543
	<i>Mohammad A. Al Faruque, Thomas Ebi, Jörg Henkel</i>	
7B.4	FBT: Filled Buffer Technique to Reduce Code Size for VLIW Processors	549
	<i>Talal Bonny, Jörg Henkel</i>	
7B.5	Advancing Supercomputer Performance through Interconnection Topology Synthesis	555
	<i>Yi Zhu, Michael Taylor, Scott B. Baden, Chung-Kuan Cheng</i>	
Session 7C	Advances in Embedded Systems	
<i>Moderators:</i>	<i>James C. Hoe – Carnegie Mellon Univ.</i>	
	<i>Luca P. Carloni – Columbia Univ.</i>	
7C.1	Texture Filter Memory - A Power-efficient and Scalable Texture Memory Architecture for Mobile Graphics Processors	559
	<i>B. V. N. Silpa, Anjul Patney, Tushar Krishna, Preeti R. Panda, G. S. Visweswaran</i>	
7C.2	SPM Management using Markov Chain Based Data Access Prediction	565
	<i>Taylan Yemliha, Shekhar Srikanth, Mahmut Kandemir, Ozcan Ozturk</i>	
7C.3	Process Variation Aware System-level Task Allocation using Stochastic Ordering of Delay Distributions	570
	<i>Love Singhal, Elaheh Bozorgzadeh</i>	
7C.4	Game-theoretic Timing Analysis	575
	<i>Sanjit A. Seshia, Alexander Rakhlin</i>	
7C.5	Integrated Code and Data Placement in Two-dimensional Mesh Based Chip Multiprocessors ...	583
	<i>Taylan Yemliha, Shekhar Srikanth, Mahmut T. Kandemir, Mustafa Karakoy, Mary Jane Irwin</i>	
Session 8A	Alternative Circuit Fabrics	
<i>Moderators:</i>	<i>Eli Bozorgzadeh – Univ. of California, Irvine</i>	
	<i>Deming Chen – Univ. of Illinois</i>	
8A.1	Hybrid CMOS-STTRAM Non-volatile FPGA: Design Challenges and Optimization Approaches ..	589
	<i>Somnath Paul, Saibal Mukhopadhyay, Swarup Bhunia</i>	

8A.2	On the Modeling of Resistance in Graphene Nanoribbon (GNR) for Future Interconnect Applications	593
	<i>Tamer Ragheb, Yehia Massoud</i>	
8A.3	A Low-overhead Fault Tolerance Scheme for TSV-based 3D Network on Chip Links	598
	<i>Igor Loi, Shinobu Fujita, Subhasish Mitra, Thomas H. Lee, Luca Benini</i>	
Session 8B	Thermal Analysis and Optimization	
<i>Moderators:</i>	<i>David Atienza – Ecole Polytechnique Fédérale de Lausanne</i>	
	<i>Iris Bahar – Brown Univ.</i>	
8B.1	ThermalScope: Multi-scale Thermal Analysis For Nanometer-scale Integrated Circuits	603
	<i>Nicholas Allec, Zyad Hassan, Li Shang, Robert P. Dick, Ronggui Yang</i>	
8B.2	Parameterized Transient Thermal Behavioral Modeling For Chip Multiprocessors	611
	<i>Duo Li, Sheldon X.-D. Tan, Eduardo Hernandez Pacheco, Murli Tirumala</i>	
8B.3	Temperature Aware Task Sequencing and Voltage Scaling	618
	<i>Ramkumar Jayaseelan, Tulika Mitra</i>	
Session 8C	Path Delay Anomaly Identification for Quality and Security	
<i>Moderators:</i>	<i>Alfred L. Crouch – ASSET InterTech, Inc.</i>	
	<i>Xinli Gu – Cisco Systems, Inc.</i>	
8C.1	Statistical Path Selection for At-speed Test	624
	<i>Vladimir Zolotov, Jinjun Xiong, Hanif Fatemi, Chandu Visweswarah</i>	
8C.2	Power Supply Signal Calibration Techniques for Improving Detection Resolution to Hardware Trojans	632
	<i>Reza M. Rad, Xiaoxiao Wang, Mohammad Tehranipoor, Jim Plusquellic</i>	
8C.3	Path-RO: A Novel On-chip Critical Path Delay Measurement under Process Variations	640
	<i>Xiaoxiao Wang, Mohammad Tehranipoor, Ramyanshu Datta</i>	
Session 8D	Techniques for Next Generation Interconnect Modeling	
<i>Moderators:</i>	<i>Peter Feldmann – IBM Corp., T.J. Watson Research Center</i>	
	<i>Zhenhai Zhu – Cadence Research Labs</i>	
8D.1	Multigrid on GPU: Tackling Power Grid Analysis on Parallel SIMT Platforms	647
	<i>Zhuo Feng, Peng Li</i>	
8D.2	Efficient and Accurate Eye Diagram Prediction for High Speed Signaling	655
	<i>Rui Shi, Wenjian Yu, Yi Zhu, Chung-Kuan Cheng, Ernest S. Kuh</i>	
8D.3	A Capacitance Solver for Incremental Variation-aware Extraction	662
	<i>Tarek A. El-Moselhy, Abe Elfadel, Luca Daniel</i>	

Session 9A	Security Issues in ICs	
<i>Moderators:</i>	<i>Mondira (Mandy) Deb Pant – Intel Corp.</i>	
	<i>Seda Memik – Northwestern Univ.</i>	
9A.1	Lightweight Secure PUFs	670
	<i>Mehrdad Majzoobi, Farinaz Koushanfar, Miodrag Potkonjak</i>	
9A.2	Hardware Protection and Authentication through Netlist Level Obfuscation	674
	<i>Rajat Subhra Chakraborty, Swarup Bhunia</i>	
9A.3	MUTE-AES: A Multiprocessor Architecture to Prevent Power Analysis Based Side Channel Attacks of the AES Algorithm	678
	<i>Jude Angelo Ambrose, Sridevan Parameswaran, Aleksandar Ignjatovic</i>	
Session 9B	Modeling Approaches for Reliability and Stress Analysis	
<i>Moderators:</i>	<i>Arijit Raychowdhury – Intel Corp.</i>	
	<i>Eli Bozorgzadeh – Univ. of California, Irvine</i>	
9B.3	A Statistical Approach for Full-chip Gate-oxide Reliability Analysis	685
	<i>Kaviraj Chopra, Cheng Zhuo, David Blaauw, Dennis Sylvester</i>	
9B.2	STEEL: A Technique for Stress-enhanced Standard Cell Library Design	693
	<i>Brian T. Cline, Vivek Joshi, Dennis Sylvester, David Blaauw</i>	
9B.1	Process Variability-aware Transient Fault Modeling and Analysis.....	700
	<i>Natasa Miskov-Zivanov, Kai-Chiang Wu, David Bla</i>	
Session 9C	Improving FPGA Reliability	
<i>Moderators:</i>	<i>Sherief Reda – Brown Univ.</i>	
	<i>Rajeev Jayaraman – Xilinx, Inc.</i>	
9C.1	Robust FPGA Resynthesis Based on Fault-tolerant Boolean Matching	706
	<i>Yu Hu, Zhe Feng, Lei He, Rupak Madjumdar</i>	
9C.2	Fault Tolerant Placement and Defect Reconfiguration for Nano-FPGAs	714
	<i>Amit K. Agarwal, Jason Cong, Brian Tagiku</i>	
9C.3	Thermal-aware Reliability Analysis for Platform FPGAs	722
	<i>Prasanth Mangalagiri, Sungmin Bae, Ramakrishnan Krishnan, Yuan Xie, Vijaykrishnan Narayanan</i>	
Session 9D	Advances in Model Order Reduction	
<i>Moderators:</i>	<i>Yaping Zhan – Advanced Micro Devices, Inc.</i>	
	<i>Amith Singhee – IBM Corp., T.J. Watson Research Center</i>	
9D.1	Guaranteed Stable Projection-based Model Reduction for Indefinite and Unstable Linear Systems	728
	<i>Bradley N. Bond, Luca Daniel</i>	
9D.2	Sparse Implicit Projection (SIP) for Reduction of General Many-terminal Networks	736
	<i>Zuochang Ye, Zhenhai Zhu, Joel R. Phillips, Dmitry Vasilyev</i>	

9D.3	Modeling and Simulation for On-chip Power Grid Networks by Locally Dominant Krylov Subspace Method	744
	<i>Boyuan Yan, Sheldon X. -D. Tan, Gengsheng Chen, Lifeng Wu</i>	
Session 10A	Design Techniques for Emerging Technologies	
<i>Moderators:</i>	<i>Jaeha Kim – Rambus, Inc.</i>	
	<i>Ken Shepard – Columbia Univ.</i>	
10A.1	Integrated Circuit Design with NEM Relays	750
	<i>Fred Chen, Hei Kam, Dejan Marković, Tsu-Jae King Liu, Vladimir Stojanović, Elad Alon</i>	
10A.2	Module Locking in Biochemical Synthesis	758
	<i>Brian D. Fett, Marc D. Riedel</i>	
10A.3	Robust Reconfigurable Filter Design Methodology using Analytic Variability Quantification Techniques	765
	<i>Arthur Nieuwoudt, Jamil Kawa, Yehia Massoud</i>	
Session 10B	EMBEDDED TUTORIAL: Learning from Silicon: Correlating Measurements, Models and Design	
<i>Moderator:</i>	<i>Eli Chiprout – Intel Corp.</i>	
<i>Organizer:</i>	<i>Eli Chiprout – Intel Corp.</i>	
10B.1	Using Test Data to Improve IC Quality and Yield	771
	<i>Anne Gattiker</i>	
10B.3	Silicon Feedback to Improve Frequency of High-performance Microprocessors - An Overview ...	778
	<i>Chandramouli Kashyap, Kip Killpack, Chirayu S. Amin, Pouria Bastani</i>	
Session 10C	Exploiting Logic Constraints for Noise Analysis	
<i>Moderators:</i>	<i>Sheldon Tan – Univ. of California, Riverside</i>	
	<i>Zhenhai Zhu – Cadence Research Labs</i>	
10C.1	Incorporating Logic Exclusivity (LE) Constraints in Noise Analysis using Gain Guided Backtracking Method	783
	<i>Ruiming Li, An-Jui Shey, Michel Laudes</i>	
10C.2	Constrained Aggressor Set Selection for Maximum Coupling Noise	790
	<i>Debjit Sinha, Gregory Schaeffer, Soroush Abbaspour, Frank Borkam, Alex Rubin</i>	
10C.3	Context-sensitive Static Transistor-level IR Analysis	797
	<i>Weiqing Guo, Yu Zhong, Tom Burd</i>	
Session 10D	Advances in Oscillator Macromodeling	
<i>Moderators:</i>	<i>Saurabh Tiwary – Cadence Research Labs</i>	
	<i>Peng Li – Texas A&M Univ.</i>	
10D.1	Frequency-aware PPV: A Robust Phase Macromodel for Accurate Oscillator Noise Analysis	803
	<i>Xiaolue Lai</i>	

10D.2	Smoothed Form of Nonlinear Phase Macromodel for Oscillators	807
	<i>Mark M. Gourary, Sergey G. Rusakov, Sergey L. Ulyanov, Michael M. Zharov, Brian Mulvaney, Kiran K. Gullapalli</i>	
10D.3	Comprehensive Procedure for Fast and Accurate Coupled Oscillator Network Simulation	815
	<i>Prateek Bhansali, Shweta Srivastava, Xiaolue Lai, Jaijeet Roychowdhury</i>	