



**IEEE**



**Proceedings of the  
2008 IEEE Dallas Circuits And Systems  
Workshop  
System-on-Chip (SoC):  
Design, Applications, Integration, and Software**

**October 19-20, 2008  
University of Texas at Dallas,  
Richardson, TX**

IEEE Catalog Number: CFP08505-USB

ISBN: 978-1-4244-2955-4

Library of Congress: 2008908737

© 2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.

## TABLE OF CONTENTS

### **KEYNOTE ADDRESS**

<b>Survival of VLSI Design—Coping with Device Variability and Uncertainty</b> .....	1
<i>K. Nowlka</i>	

### **INVITED TALKS**

<b>Towards 4G Wireless Systems</b> .....	7
<i>J. Kulkarni</i>	
<b>Enabling Breakthroughs in Medical Electronics</b> .....	15
<i>K. Novak</i>	
<b>Advanced Digital Linearization Approaches for Wireless RF Power Amplifiers</b> .....	19
<i>L. Larson, D. Kimball, P. Asbeck</i>	
<b>Progress Toward a Single Chip Radio in CMOS</b> .....	26
<i>K. O</i>	

### **PRESENTATIONS**

<b>Two Zero and Two Pole Active Compensation Replaces a Charge Pump in PLLs</b> .....	33
<i>S. Goldman</i>	
<b>An Accurate Gate Delay Model for High Speed Digital and Analog Circuits</b> .....	37
<i>J. Dobes, V. Panko, L. Pospisil</i>	
<b>Active Inductor for Power-Supply Decoupling in Mixed Signal Systems</b> .....	41
<i>A. Taparia, T. Viswanathan, B. Bannerjee</i>	
<b>A Highly Integrated GPS Front-End for Cellular Applications in 90nm CMOS</b> .....	45
<i>N. Yanduru, K. Low</i>	
<b>Interference Cancellation in Receivers with Interference Frequency Estimation</b> .....	49
<i>C-H. Sun, S. Ayazian, X. Wang, R. Gharpurey</i>	
<b>A CMOS Differential Noise Cancelling Low Noise Transconductance Amplifier</b> .....	53
<i>X. Chen, J. Silva-Martinez, S. Hoyos</i>	
<b>A Limited Bandwidth Envelope Follower for Efficiency Enhancement in a Linear Power Amplifier in Broadband Transmitters</b> .....	57
<i>S. Modi, S. Kanigere, O. Eliezer, P. Balsara</i>	

### **POSTERS**

<b>Real-Time Optimization of Viola -Jones Face Detection for Mobile Platforms</b> .....	61
<i>J. Ren, N. Kehtarnavas, L. Esteves</i>	
<b>Accuracy and Repeatability of Noise Measurements with a Discrete Fourier Transform</b> .....	65
<i>R. Kulak</i>	

<b>Automatic Generation of Random Stimuli Sources Based on Parameter Domains for Functional Verification</b> .....	69
<i>C. Castro, E. Romero, M. Strum, W. Chau</i>	
<b>The Dynamic Stability of a 10T SRAM Compared to 6T SRAMs at the 32nm Node Using an Accelerated Monte Carlo Technique</b> .....	73
<i>A. Seshadri, T. Houston</i>	
<b>Developing a Fast and Inexpensive Low Power Design Strategy</b> .....	77
<i>M. Singh, C. Giacomotto, V. Oklobdzija</i>	
<b>A Linearized CMOS Quad using Selective Even Feedback</b> .....	81
<i>V. Acharya, B. Bannerjee, T. Viswanathan</i>	
<b>A Low-IF WiMAX RF Transceiver in 0.18<math>\mu</math>m CMOS Technology</b> .....	85
<i>A. Taparia, S. Nakvi, S. Banerjee</i>	
<b>Bottom up Approach to Enhance Top Level SoC Verification</b> .....	89
<i>G. Lakshmanan S. Dhamankar, S. Tare, V. Sharma</i>	
<b>On the Portability and Performance of Fully Monolithic Transformer Structures for Rf Power Amplifiers in Standard Cmos Process</b> .....	93
<i>J. Lopez, D. Lie, R. Staszewski, D. Huang, C-M. Hung, S. Swaminithan</i>	
<b>A 6-bit 300-MS/s 2.7mW ADC Based on Linear Voltage Controlled Delay Line</b> .....	97
<i>C. Zhang, J. Abraham, A. Hassibi</i>	
<b>Envelope and Phase Path Recombination in ADPLL-based Wide band Polar Transmitters</b> .....	101
<i>I. Syllaios, P. Balsara, R. Staszewski</i>	
<b>Author Index</b>	