

2008 IEEE 14th International Symposium on High Performance Computer Architecture

**Salt Lake City, UT
16-20 February 2008**



IEEE Catalog Number:
ISBN 13:

CFP08013-PRT
978-1-4244-2070-4

Table of Contents

Intel's Tera-scale Computing Project: The First Five Years, the Next Five Years	1
<i>Justin Rattner</i>	
Design and Implementation of the Blue Gene/P Snoop Filter	2
<i>Valentina Salapura, Matthias Blumrich, and Alan Gara</i>	
Fabric Convergence Implications on Systems Architecture	12
<i>Kevin Leigh, Parthasarathy Ranganathan and Jaspal Subhlok</i>	
Prediction of CPU Idle-Busy Activity Pattern	24
<i>Qian Diao, Justin Song</i>	
Performance-Aware Speculation Control using Wrong Path Usefulness Prediction	34
<i>Chang Joo Lee, Hyesoon Kim, Onur Mutlu, Yale N. Patt</i>	
PaCo: Probability-based Path Confidence Prediction	45
<i>Kshitiz Malik, Mayank Agarwal, Vikram Dhar and Matthew I. Frank</i>	
Branch-mispredict Level Parallelism (BLP) for Control Independence	57
<i>Kshitiz Malik, Mayank Agarwal, Sam S. Stone, Kevin M. Woley, Matthew I. Frank</i>	
Address-Branch Correlation: A Novel Locality for Long-Latency Hard-to-Predict Branches	69
<i>Hongliang Gao, Yi Ma, Martin Dimitrov, Huiyang Zhou</i>	
EXCES: EXternal Caching in Energy Saving Storage Systems	81
<i>Luis Useche, Jorge Guerra, Medha Bhadkamkar, Mauricio Alarcon and Raju Rangaswami</i>	
Cluster-level Feedback Power Control for Performance Optimization	93
<i>Xiaorui Wang and Ming Chen</i>	
C-Oracle: Predictive Thermal Management for Data Centers	103
<i>Luiz Ramos and Ricardo Bianchini</i>	
System Level Analysis of Fast, Per-Core DVFS using On-Chip Switching Regulators	115
<i>Wonyoung Kim, Meeta S. Gupta, Gu-Yeon Wei and David Brooks</i>	
PEEP: Exploiting Predictability of Memory Dependences in SMT Processors	127
<i>Samantika Subramaniam, Milos Prvulovic, Gabriel H. Loh</i>	
Runahead Threads to Improve SMT Performance	139
<i>Tanansu Ramirez, Alex Pajuelo, Oliverio J. Santana, Mateo Valero</i>	
Single-Level Integrity and Confidentiality Protection for Distributed Shared Memory Multiprocessors	149
<i>Brian Rogers, Chenyu Yan, Siddhartha Chhabra, Milos Prvulovic, Yan Solihin</i>	
FlexiTaint: A Programmable Accelerator for Dynamic Taint Propagation	161
<i>Guru Venkataramani, Ioannis Doudalis, Yan Solihin, Milos Prvulovic</i>	
Amdahl's Law in the Multicore Era	173
<i>Mark D. Hill</i>	
CMP Network-on-Chip Overlaid With Multi-Band RF-Interconnect	174
<i>M. Frank Chang, Jason Cong, Adam Kaplan, Mishali Naik, Glenn Reinman, Eran Socher, Sai-Wang Tam</i>	
Regional Congestion Awareness for Load Balance in Networks-on-Chip	186
<i>Paul Gratz, Boris Grot, Stephen W. Keckler</i>	
Performance and Power Optimization through Data Compression in Network-on-Chip Architectures	198
<i>Reetuparna Das, Asit K. Mishra, Chrysostomos Nicopoulos, Dongkook Park, Vijaykrishnan Narayanan, Ravishankar Iyer, Mazin S. Yousif, Chita R. Das</i>	
Automated Microprocessor Stressmark Generation	209
<i>Ajay M. Joshi, Lieven Eeckhout, Lizy K. John, Ciji Isen</i>	

Table of Contents

Roughness of Microarchitectural Design Topologies and its Implications for Optimization	220
<i>Benjamin C. Lee and David Brooks</i>	
Fundamental Performance Constraints in Horizontal Fusion of In-order Cores.....	232
<i>Pierre Salverda, Craig Zilles</i>	
Serializing Instructions in System-Intensive Workloads: Amdahl's Law Strikes Again	244
<i>Philip M. Wells and Gurindar S. Sohi</i>	
Thread-Safe Dynamic Binary Translation using Transactional Memory	256
<i>JaeWoong Chung, Michael Dalton, Hari Kannan, Christos Kozyrakis</i>	
Uncovering Hidden Loop Level Parallelism in Sequential Applications	267
<i>Hongtao Zhong, Mojtaba Mehrara, Steve Lieberman, and Scott Mahlke</i>	
A Comprehensive Approach to DRAM Power Management	279
<i>Ibrahim Hur, Calvin Lin</i>	
Power-Efficient DRAM Speculation	291
<i>Nidhi Aggarwal, Jason F. Cantin, Mikko H. Lipasti, James E. Smith</i>	
High-Throughput Pairwise Point Interactions in Anton, a Specialized Machine for Molecular Dynamics Simulation.....	303
<i>Richard H. Larson, John K. Salmon, Ron O. Dror, Martin M. Deneroff, Cliff Young, J.P. Grossman, Yibing Shan, John L. Klepeis, and David E. Shaw</i>	
Incorporating Flexibility in Anton, a Specialized Machine for Molecular Dynamics Simulation.....	315
<i>Jeffrey S. Kuskin, Cliff Young, J.P. Grossman, Brannon Batson, Martin M. Deneroff, Ron O. Dror, and David E. Shaw</i>	
An OS-Based Alternative to Full Hardware Coherence on Tiled CMPs.....	327
<i>Christian Fensch and Marcelo Cintra</i>	
Gaining Insights into Multicore Cache Partitioning: Bridging the Gap between Simulation and Real Systems	339
<i>Jiang Lin, Qingda Lu, Xiaoning Ding, Zhao Zhang, Xiaodong Zhang and P. Sadayappan</i>	
DeCoR: A Delayed Commit and Rollback Mechanism for Handling Inductive Noise in Processors	351
<i>Meeta S. Gupta, Krishna K. Rangan, Michael D. Smith, Gu-Yeon Wei and David Brooks</i>	
Supporting Highly-Decoupled Thread-Level Redundancy for Parallel Programs.....	363
<i>M. Wasiur Rashid and Michael C. Huang</i>	
Speculative Instruction Validation for Performance-Reliability Trade-off.....	375
<i>Sumeet Kumar, Aneesh Aggarwal</i>	
Runtime Validation of Memory Ordering Using Constraint Graph Checking	385
<i>Kaiyu Chen, Sharad Malik and Priyadarsan Patra</i>	
Compilers and Parallel Computing Systems	397
<i>Frances Allen</i>	